# **Freescale Semiconductor**

Data Sheet: Advance Information

Document Number: MCIMX31 Rev. 2.3, 03/2007



# MCIMX31 and MCIMX31L



### **Package Information**

Plastic Package Case 1581 14 x 14 mm, 0.5 mm Pitch

#### **Ordering Information**

See Table 1 on page 3 for ordering information.

# i.MX31 and i.MX31L

Multimedia Applications Processors

# 1 Introduction

The i.MX31 (MCIMX31) and i.MX31L (MCIMX31L) are multimedia applications processors that represent the next step in low-power, high-performance application processors. Unless otherwise specified, the material in this data sheet is applicable to both the i.MX31 and i.MX31L processors. The i.MX31L does not include a graphics processing unit (GPU).

Based on an ARM11<sup>TM</sup> microprocessor core, the i.MX31 and i.MX31L provide the performance with low power consumption required by modern digital devices such as:

- Feature-rich cellular phones
- Portable media players and mobile gaming machines
- Personal digital assistants (PDAs) and Wireless PDAs
- Portable DVD players
- Digital cameras

The i.MX31 and i.MX31L take advantage of the ARM1136JF-S<sup>™</sup> core running at overdrive speeds of 532 MHz, and are optimized for minimal power

### **Contents**

Introduction
1.1 Features
1.2 Ordering Information
1.3 Block Diagram
Functional Description and Application
Information
2.1 ARM11 Microprocessor Core
2.2 Module Inventory
Signal Descriptions
Electrical Characteristics10
4.1 i.MX31 and i.MX31L Chip-Level Conditions 10
4.2 Supply Power-Up/Power-Down Requirements
and Restrictions
4.3 Module-Level Electrical Specifications 16
Package Information and Pinout98
5.1 MAPBGA Production Package
Product Documentation
6.1 Revision History



This document contains information on a new product. Specifications and information herein are subject to change without notice.

© Freescale Semiconductor, Inc., 2005, 2006, 2007. All rights reserved.



#### Introduction

consumption using the most advanced techniques for power saving (DPTC, DVFS, power gating, clock gating). With 90 nm technology and dual-Vt transistors (two threshold voltages), the i.MX31 and i.MX31L provide the optimal performance versus leakage current balance.

The performance of the i.MX31 and i.MX31L is boosted by a multi-level cache system, and features peripheral devices such as an MPEG-4 Hardware Encoder (VGA, 30 fps), an Autonomous Image Processing Unit, a Vector Floating Point (VFP11) co-processor, and a RISC-based SDMA controller.

The i.MX31 and i.MX31L support connections to various types of external memories, such as DDR, NAND Flash, NOR Flash, SDRAM, and SRAM. The i.MX31 and i.MX31L can be connected to a variety of external devices using technology, such as high-speed USB2.0 OTG, ATA, MMC/SDIO, and compact flash.

### 1.1 Features

The i.MX31 and i.MX31L are designed for the high-tier and mid-tier smartphone markets. They provide low-power solutions for high-performance demanding multimedia and graphics applications.

The i.MX31 and i.MX31L are built around the ARM11 MCU core and implemented in the 90 nm technology.

The systems include the following features:

- Multimedia and floating-point hardware acceleration supporting:
  - MPEG-4 real-time encode of up to VGA at 30 fps
  - MPEG-4 real-time video post-processing of up to VGA at 30 fps
  - Video conference call of up to QCIF-30 fps (decoder in software), 128 kbps
  - Video streaming (playback) of up to VGA-30 fps, 384 kbps
  - 3D graphics and other applications acceleration with the ARM<sup>®</sup> tightly-coupled Vector Floating Point co-processor
  - On-the-fly video processing that reduces system memory load (for example, the power-efficient viewfinder application with no involvement of either the memory system or the ARM CPU)
- Advanced power management

2

- Dynamic voltage and frequency scaling
- Multiple clock and power domains
- Independent gating of power domains
- Multiple communication and expansion ports including a fast parallel interface to an external graphic accelerator (supporting major graphic accelerator vendors)

# 1.2 Ordering Information

Table 1 provides the ordering information for the i.MX31 and i.MX31L.

**Table 1. Ordering Information** 

Part Number	Silicon Revision <sup>1, 2, 3</sup>	Device Marking	Operating Temperature Range (°C)	Package <sup>4</sup>
MCIMX31VKN5	1.15	2L38W and 3L38W	0 to 70	4.4 × 4.4 *****
MCIMX31LVKN5	1.15	2L38W and 3L38W	0 to 70	14 x 14 mm, 0.5 mm pitch,
MCIMX31VKN5B	1.2	M45G	0 to 70	MAPBGA-457, Case 1581
MCIMX31LVKN5B	1.2	M45G	0 to 70	0400 1001

Information on reading the silicon revision register can be found in the IC Identification (IIM) chapter of the Reference Manual, document order number MCIMX31RM.

<sup>&</sup>lt;sup>2</sup> Errata and fix information of the various mask sets can be found in the Errata, document order number MCIMX31CE.

<sup>&</sup>lt;sup>3</sup> Changes in output buffer characteristics can be found in the I/O Setting Exceptions and Special Pad Descriptions table in Chapter 4 of the Reference Manual, document order number MCIMX31RM.

<sup>&</sup>lt;sup>4</sup> Case 1581 is RoHS compliant, lead-free, MSL = 3, and solders at 260°C.

# 1.3 Block Diagram

Figure 1 shows the i.MX31 and i.MX31L simplified interface block diagram.




Figure 1. i.MX31/i.MX31L Simplified Interface Block Diagram

# 2 Functional Description and Application Information

# 2.1 ARM11 Microprocessor Core

The CPU of the i.MX31 and i.MX31L is the ARM1136JF-S core based on the ARM v6 architecture. It supports the ARM Thumb<sup>®</sup> instruction sets, features Jazelle<sup>®</sup> technology (which enables direct execution of Java byte codes), and a range of SIMD DSP instructions that operate on 16-bit or 8-bit data values in 32-bit registers.

The ARM1136JF-S processor core features:

- Integer unit with integral EmbeddedICE<sup>™</sup> logic
- Eight-stage pipeline
- Branch prediction with return stack
- Low-interrupt latency

- Instruction and data memory management units (MMUs), managed using micro TLB structures backed by a unified main TLB
- Instruction and data L1 caches, including a non-blocking data cache with Hit-Under-Miss
- Virtually indexed/physically addressed L1 caches
- 64-bit interface to both L1 caches
- Write buffer (bypassable)
- High-speed Advanced Micro Bus Architecture (AMBA)<sup>TM</sup> L2 interface
- Vector Floating Point co-processor (VFP) for 3D graphics and other floating-point applications hardware acceleration
- ETM<sup>™</sup> and JTAG-based debug support

# 2.1.1 Memory System

The ARM1136JF-S complex includes 16 KB Instruction and 16 KB Data L1 caches. It connects to the i.MX31 and i.MX31L L2 unified cache through 64-bit instruction (read-only), 64-bit data read/write (bi-directional), and 64-bit data write interfaces.

The embedded 16K SRAM can be used for audio streaming data to avoid external memory accesses for the low-power audio playback, for security, or for other applications. There is also a 32-KB ROM for bootstrap code and other frequently-used code and data.

A ROM patch module provides the ability to patch the internal ROM. It can also initiate an external boot by overriding the boot reset sequence by a jump to a configurable address.

Table 2 shows information about the i.MX31 and i.MX31L core in tabular form.

**Integrated Memory** Core Core **Brief Description** Includes Acronym Name ARM11 or ARM1136 The ARM1136™ Platform consists of the ARM1136JF-S core, the ETM • 16 Kbyte ARM1136 Platform real-time debug modules, a 6 x 5 multi-layer AHB crossbar switch (MAX), and a Instruction Cache Vector Floating Processor (VFP). 16 Kbyte Data The i.MX31/i.MX31L provide a high-performance ARM11 microprocessor core Cache and highly integrated system functions. The ARM Application Processor (AP) 128 Kbyte L2 and other subsystems address the needs of the personal, wireless, and portable Cache product market with integrated peripherals, advanced processor core, and 32 Kbyte ROM power management capabilities. • 16 Kbyte RAM

Table 2. i.MX31/i.MX31L Core

### **Functional Description and Application Information**

# 2.2 Module Inventory

Table 3 shows an alphabetical listing of the modules in the multimedia applications processor. For extended descriptions of the modules, see the reference manual. A cross-reference is provided to the electrical specifications and timing information for each module with external signal connections.

**Table 3. Digital and Analog Modules** 

Block Mnemonic	Block Name	Functional Grouping	Brief Description	Section/ Page	
1-Wire®	1-Wire Interface	Connectivity Peripheral	The 1-Wire module provides bi-directional communication between the ARM11 core and external 1-Wire devices.	4.3.4/19	
ATA	Advanced Technology (AT) Attachment	Connectivity Peripheral	The ATA block is an AT attachment host interface. It is designed to interface with IDE hard disc drives and ATAPI optical disc drives.	4.3.5/21	
AUDMUX	Digital Audio Multiplexer	Multimedia Peripheral	The AUDMUX interconnections allow multiple, simultaneous audio/voice/data flows between the ports in point-to-point or point-to-multipoint configurations.	4.3.6/29	
CAMP	Clock Amplifier Module	Clock	The CAMP converts a square wave/sinusoidal input into a rail-to-rail square wave. The output of CAMP feeds the predivider.		
CCM	M Clock Control Clock The CCM provides clock, reset, and power management control for the i.MX31 and i.MX31L.		-		
CSPI	Configurable Serial Peripheral Interface (x 3)	Connectivity Peripheral	The CSPI is equipped with data FIFOs and is a master/slave configurable serial peripheral interface module, capable of interfacing to both SPI master and slave devices.	4.3.7/29	
DPLL	Digital Phase Lock Loop	Clock	The DPLLs produce high-frequency on-chip clocks with low frequency and phase jitters.  Note: External clock sources provide the reference frequencies.	4.3.8/31	
ECT	Embedded Cross Trigger	Debug	The ECT is composed of three CTIs (Cross Trigger Interface) and one CTM (Cross Trigger Matrix—key in the multi-core and multi-peripheral debug strategy.	-	
EMI	External Memory Interface	Memory Interface (EMI)	The EMI includes  • Multi-Master Memory Interface (M3IF)  • Enhanced SDRAM Controller (ESDCTL)  • NAND Flash Controller (NFC)  • Wireless External Interface Module (WEIM)	- 4.3.9.3/39, 4.3.9.1/32, 4.3.9.2/34	
EPIT	Enhanced Periodic Interrupt Timer	Timer Peripheral	The EPIT is a 32-bit "set and forget" timer which starts counting after the EPIT is enabled by software. It is capable of providing precise interrupts at regular intervals with minimal processor intervention.	-	
ETM	Embedded Trace Macrocell	Debug/Trace	The ETM (from ARM, Ltd.) supports real-time instruction and data tracing by way of ETM auxiliary I/O port.	4.3.10/47	
FIR	Fast InfraRed Interface	Connectivity Peripheral	This FIR is capable of establishing a 0.576 Mbit/s, 1.152 Mbit/s or 4 Mbit/s half duplex link via a LED and IR detector. It supports 0.576 Mbit/s, 1.152 Mbit/s medium infrared (MIR) physical layer protocol and 4Mbit/s fast infrared (FIR) physical layer protocol defined by IrDA, version 1.4.	4.3.11/48	

### **Functional Description and Application Information**

Table 3. Digital and Analog Modules (continued)

Block Mnemonic	Block Name	Functional Grouping	Brief Description	Section/ Page
Fusebox	Fusebox	ROM	The Fusebox is a ROM that is factory configured by Freescale.	4.3.12/48 See also Table 9
GPIO	General Purpose I/O Module	Pins	The GPIO provides several groups of 32-bit bidirectional, general purpose I/O. This peripheral provides dedicated general-purpose signals that can be configured as either inputs or outputs.	-
GPT	General Purpose Timer	Timer Peripheral	The GPT is a multipurpose module used to measure intervals or generate periodic output.	_
GPU	Graphics Processing Unit	Multimedia Peripheral	The GPU provides hardware acceleration for 2D and 3D graphics algorithms.	-
I <sup>2</sup> C	Inter IC Communication	Connectivity Peripheral	The I <sup>2</sup> C provides serial interface for controlling the Sensor Interface and other external devices. Data rates of up to 100 Kbits/s are supported.	4.3.13/49
IIM	IC Identification Module	ID	The IIM provides an interface for reading device identification.	-
IPU	Image Processing Unit	Multimedia Peripheral	The IPU supports video and graphics processing functions in the i.MX31 and i.MX31L and interfaces to video, still image sensors, and displays.	4.3.14/50, 4.3.15/52
KPP	Keypad Port	Connectivity Peripheral	The KPP is used for keypad matrix scanning or as a general purpose I/O. This peripheral simplifies the software task of scanning a keypad matrix.	-
MPEG-4	MPEG-4 Video Encoder	Multimedia Peripherals	The MPEG-4 encoder accelerates video compression, following the MPEG-4 standard	_
MSHC	Memory Stick Host Controller	Connectivity Peripheral	The MSHC is placed in between the AIPS and the customer memory stick to support data transfer from the i.MX31 or i.MX31L to the customer memory stick.	4.3.16/77
PADIO	Pads I/O	Buffers and Drivers	The PADIO serves as the interface between the internal modules and the device's external connections.	4.3.1/16
PCMCIA	PCM	Connectivity Peripheral	The PCMCIA Host Adapter provides the control logic for PCMCIA socket interfaces.	4.3.17/79
PWM	Pulse-Width Modulator	Timer Peripheral	The PWM has a 16-bit counter and is optimized to generate sound from stored sample audio images. It can also generate tones.	4.3.18/81
RNGA	Random Number Generator Accelerator	Security	The RNGA module is a digital integrated circuit capable of generating 32-bit random numbers. It is designed to comply with FIPS-140 standards for randomness and non-determinism.	-
RTC	Real Time Clock	Timer Peripheral	The RTC module provides a current stamp of seconds, minutes, hours, and days. Alarm and timer functions are also available for programming. The RTC supports dates from the year 1980 to 2050.	-
RTIC	Run-Time Integrity Checkers	Security	The RTIC ensures the integrity of the peripheral memory contents and assists with boot authentication.	-

### **Functional Description and Application Information**

Table 3. Digital and Analog Modules (continued)

Block Mnemonic	Block Name	Functional Grouping	Brief Description	Section/ Page
SCC	Security Controller Module	Security	The SCC is a hardware component composed of two blocks—the Secure RAM module, and the Security Monitor. The Secure RAM provides a way of securely storing sensitive information.	-
SDHC	Secured Digital Host Controller	Connectivity Peripheral	The SDHC controls the MMC (MultiMediaCard), SD (Secure Digital) memory, and I/O cards by sending commands to cards and performing data accesses to and from the cards.	4.3.19/82
SDMA	Smart Direct Memory Access	System Control Peripheral	The SDMA controller maximizes the system's performance by relieving the ARM core of the task of bulk data transfer from memory to memory or between memory and on-chip peripherals.	-
SIM	Subscriber Identification Module	Connectivity Peripheral	The SIM interfaces to an external Subscriber Identification Card. It is an asynchronous serial interface adapted for Smart Card communication for e-commerce applications.	4.3.20/83
SJC	Secure JTAG Controller	Debug	The SJC provides debug and test control with maximum security and provides a flexible architecture for future derivatives or future multi-cores architecture.	4.3.21/87
SSI	Synchronous Serial Interface	Multimedia Peripheral	The SSI is a full-duplex, serial port that allows the device to communicate with a variety of serial devices, such as standard codecs, Digital Signal Processors (DSPs), microprocessors, peripherals, and popular industry audio codecs that implement the inter-IC sound bus standard (I2S) and Intel AC97 standard.	4.3.22/89
UART	Universal Asynchronous Receiver/Trans mitter	Connectivity Peripheral	The UART provides serial communication capability with external devices through an RS-232 cable or through use of external circuitry that converts infrared signals to electrical signals (for reception) or transforms electrical signals to signals that drive an infrared LED (for transmission) to provide low speed IrDA compatibility.	-
USB	Universal Serial Bus— 2 Host Controllers and 1 OTG (On-The-Go)	Connectivity Peripherals	<ul> <li>USB Host 1 is designed to support transceiverless connection to the on-board peripherals in Low Speed and Full Speed mode, and connection to the ULPI (UTMI+ Low-Pin Count) and Legacy Full Speed transceivers.</li> <li>USB Host 2 is designed to support transceiverless connection to the Cellular Modem Baseband Processor.</li> <li>The USB-OTG controller offers HS/FS/LS capabilities in Host mode and HS/FS in device mode. In Host mode, the controller supports direct connection of a FS/LS device (without external hub). In device (bypass) mode, the OTG port functions as gateway between the Host 1 Port and the OTG transceiver.</li> </ul>	4.3.23/97
WDOG	Watchdog Timer Module	Timer Peripheral	The WDOG module protects against system failures by providing a method for the system to recover from unexpected events or programming errors.	-

# 3 Signal Descriptions

Signal descriptions are in the reference manual. Special signal considerations are listed following this paragraph. The BGA ball assignment is in Section 5, "Package Information and Pinout" on page 98.

Special Signal Considerations:

### • Tamper detect (GPIO1\_6)

Tamper detect logic is used to issue a security violation. This logic is activated if the tamper detect input is asserted.

The tamper detect logic is disabled after reset. After enabling the logic, it is impossible to disable it until the next reset. The GPR[16] bit functions as the tamper detect enable bit.

GPIO1\_6 functions similarly to other I/O with GPIO capabilities regardless of the status of the tamper detect enable bit. (For example, the GPIO1\_6 can function as an input with GPIO capabilities, such as sampling through PSR or generating interrupts.)

### • Power ready (GPIO1\_5)

The power ready input, GPIO1\_5, should be connected to an external power management IC power ready output signal. If not used, GPIO1\_5 must either be (a) externally pulled-up to NVCC1 or (b) a no connect, internally pulled-up by enabling the on-chip pull-up resistor. GPIO1\_5 is a dedicated input and cannot be used as a general-purpose input/output.

### SJC MOD

SJC\_MOD must be externally connected to GND for normal operation. Termination to GND through an external pull-down resistor (such as 1 k $\Omega$ ) is allowed, but the value should be much smaller than the on-chip 100 k $\Omega$  pull-up.

### • CE CONTROL

CE CONTROL is a reserved input and must be externally tied to GND through a 1 k $\Omega$  resistor.

### TTM\_PAD

TTM\_PAD is for Freescale factory use only. Control bits indicate pull-up/down disabled. However, TTM\_PAD is actually connected to an on-chip pull-down device. Users must either float this signal or tie it to GND.

### M REQUEST and M GRANT

These two signals are not utilized internally. The user should make no connection to these signals.

### • Clock Source Select (CLKSS)

The CLKSS is the input that selects the default reference clock source providing input to the DPLL. To select CKIH, tie CLKSS to NVCC1. To select CKIL, tie CLKSS to ground. After initialization, the reference clock source can be changed (initial setting is overwritten) by programming the PRCS bits in the CCMR.

# 4 Electrical Characteristics

This section provides the device-level and module-level electrical characteristics for the i.MX31 and i.MX31L.

# 4.1 i.MX31 and i.MX31L Chip-Level Conditions

This section provides the device-level electrical characteristics for the IC. See Table 4 for a quick reference to the individual tables and sections.

Table 4. i.MX31/i.MX31L Chip-Level Conditions

For these characteristics,	Topic appears
Table 5, "Absolute Maximum Ratings"	on page 10
Table 7, "Operating Ranges"	on page 12
Table 8, "Interface Frequency"	on page 13
Section 4.1.1, "Supply Current Specifications"	on page 14
Section 4.2, "Supply Power-Up/Power-Down Requirements and Restrictions"	on page 14

#### CAUTION

Stresses beyond those listed under "Table 5, "Absolute Maximum Ratings," on page 10 may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated under "Table 7, "Operating Ranges," on page 12 is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

**Table 5. Absolute Maximum Ratings** 

Parameter	Symbol	Min	Max	Units
Supply Voltage (Core)	QVCC <sub>max</sub>	-0.5	1.65	V
Supply Voltage (I/O)	NVCC <sub>max</sub>	-0.5	3.3	V
Input Voltage Range	V <sub>Imax</sub>	-0.5	NVCC +0.3	V
Storage Temperature	T <sub>storage</sub>	-40	125	°C
ESD Damage Immunity:				
Human Body Model (HBM)	V	_	2000	V
Machine Model (MM)	$V_{\sf esd}$	_	200	V
Charge Device Model (CDM)		_	500	
Offset voltage allowed in run mode between core supplies.	V <sub>core_offset</sub> <sup>1</sup>	-	15	mV

<sup>&</sup>lt;sup>1</sup> The offset is the difference between all core voltage pair combinations of QVCC, QVCC1, and QVCC4.

Table 6 provides the thermal resistance data for the  $14 \times 14$  mm, 0.5 mm pitch package.

Table 6. Thermal Resistance Data—14 × 14 mm Package

Rating	Board	Symbol	Value	Unit	Notes
Junction to Ambient (natural convection)	Single layer board (1s)	$R_{\theta JA}$	56	°C/W	1, 2, 3
Junction to Ambient (natural convection)	Four layer board (2s2p)	$R_{\theta JA}$	30	°C/W	1, 3
Junction to Ambient (@200 ft/min)	Single layer board (1s)	$R_{\theta JMA}$	46	°C/W	1, 2, 3
Junction to Ambient (@200 ft/min)	Four layer board (2s2p)	$R_{\theta JMA}$	26	°C/W	1, 3
Junction to Board	_	$R_{\theta JB}$	17	°C/W	1, 4
Junction to Case	_	$R_{\theta JC}$	10	°C/W	1, 5
Junction to Package Top (natural convection)	_	$\Psi_{JT}$	2	°C/W	1, 6

#### **NOTES**

- 1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- 2. Per JEDEC JESD51-2 with the single layer board horizontal. Board meets JESD51-9 specification.
- 3. Per JEDEC JESD51-6 with the board horizontal.
- 4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- 5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
- 6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.

i.MX31/i.MX31L Advance Information, Rev. 2.3 Freescale Semiconductor 11

#### **Electrical Characteristics**

Table 7 provides the operating ranges.

#### **NOTE**

The term NVCC in this section refers to the associated supply rail of an input or output. The association is shown in the Signal Multiplexing chapter of the reference manual.

#### CAUTION

NVCC6 and NVCC9 must be at the same voltage potential. These supplies are connected together on-chip to optimize ESD damage immunity.

**Table 7. Operating Ranges** 

Symbol	Parameter	Min	Max	Units
QVCC,	Core Operating Voltage <sup>1</sup>			
QVCC1,	0 ≤ f <sub>ARM</sub> ≤ 400 MHz, non-overdrive	1.22	1.47	
QVCC4	0 ≤ f <sub>ARM</sub> ≤ 400 MHz, overdrive <sup>2</sup>	>1.47	1.65	V
	$0 \le f_{ARM} \le 532 \text{ MHz}, \text{ overdrive}^2$	1.55	1.65	
	State Retention Voltage <sup>3</sup>	0.95	-	
NVCC1,	I/O Supply Voltage, except DDR <sup>4</sup> non-overdrive	1.75	3.1	V
NVCC3-10	overdrive <sup>5</sup>	>3.1	3.3	
NVCC2, NVCC21, NVCC22	I/O Supply Voltage, DDR only	1.75	1.95	V
FVCC, MVCC,	PLL (Phase-Locked Loop) and FPM (Frequency Pre-multiplier) Supply Voltage <sup>6</sup>			V
SVCC, UVCC	non-overdrive	1.3	1.47	
	overdrive <sup>2</sup>	>1.47	1.6	
IOQVDD	On-device Level Shifter Supply Voltage	1.6	1.9	V
FUSE VDD	Fusebox read Supply Voltage	1.65	1.95	V
TOSE_VDD	Fusebox write (program) Supply Voltage <sup>7</sup>	3.0	3.3	V
T <sub>A</sub>	Operating Ambient Temperature Range	0	70	°C

Measured at package balls, including peripherals, ARM, and L2 cache supplies (QVCC, QVCC1, QVCC4, respectively).

i.MX31/i.MX31L Advance Information, Rev. 2.3

Supply voltage is considered "overdrive" for voltages above 1.47 V. Operation time in overdrive—whether switching or not—must be limited to a cumulative duration of 1.25 years (10,950 hours) or less to sustain the maximum operating voltage without significant device degradation—for example, 25% (average 6 hours out of 24 yours per day) duty cycle for 5-year rated equipment. To tolerate the maximum operating overdrive voltage for 10 years, the device must have a duty cycle of 12.5% or less in overdrive (for example 3 out of 24 hours per day). Below 1.47V, duty cycle restrictions may apply for equipment rated above 5 years.

The SR voltage is applied to QVCC, QVCC1, and QVCC4 after the device is placed in SR mode. The Real-Time Clock (RTC) is operational in State Retention (SR) mode.

Overshoot and undershoot conditions (transitions above NVCC and below GND) on I/O must be held below 0.6 V, and the duration of the overshoot/undershoot must not exceed 10% of the system clock cycle. Overshoot/undershoot must be controlled through printed circuit board layout, transmission line impedance matching, signal line termination, or other methods. Non-compliance to this specification may affect device reliability or cause permanent damage to the device.

<sup>&</sup>lt;sup>5</sup> Supply voltage is considered "overdrive" for voltages above 3.1 V. Operation time in overdrive—whether switching or not—must be limited to a cumulative duration of 1 year (8,760 hours) or less to sustain the maximum operating voltage without significant device degradation—for example, 20% (average 4.8 hours out of 24 hours per day) duty cycle for 5-year rated equipment. Operation at 3.3 V that exceeds a cumulative 3,504 hours may cause non-operation whenever supply voltage is reduced to 1.8 V; degradation may render the device too slow or inoperable. Below 3.1 V, duty cycle restrictions may apply for equipment rated above 5 years.

Table 8 provides information for interface frequency limits. For more details about clocks characteristics, see Section 4.3.8, "DPLL Electrical Specifications" on page 31 and Section 4.3.3, "Clock Amplifier Module (CAMP) Electrical Characteristics on page 19.

ID **Parameter** Symbol Min Max Units Typ 1 JTAG TCK Frequency DC 10 MHz 5  $f_{JTAG}$ 2 CKIL Frequency<sup>1</sup> 32 32.768 38.4 kHz f<sub>CKIL</sub> CKIH Frequency<sup>2</sup> 15 26 75 MHz f<sub>CKIH</sub>

**Table 8. Interface Frequency** 

Table 9 shows the fusebox supply current parameters.

**Table 9. Fusebox Supply Current Parameters** 

Ref. Num	Description	Symbol	Minimum	Typical	Maximum	Units
1	eFuse Program Current. <sup>1</sup> Current to program one eFuse bit: efuse_pgm = 3.0V	I <sub>program</sub>	-	35	60	mA
2	eFuse Read Current <sup>2</sup> Current to read an 8-bit eFuse word vdd_fusebox = 1.875V	I <sub>read</sub>	-	5	8	mA

<sup>&</sup>lt;sup>1</sup> The current I<sub>program</sub> is during program time (t<sub>program</sub>).

<sup>&</sup>lt;sup>6</sup> For normal operating conditions, PLLs' and core supplies must maintain the following relation: PLL ≥ Core − 100 mV. In other words, for a 1.6 V core supply, PLL supplies must be set to 1.5 V or higher. PLL voltage must not be altered after power up, otherwise the PLL will be unstable and lose lock. To minimize inducing noise on the PLL supply line, source the voltage from a low-noise, dedicated supply.

Fuses might be inadvertently blown if written to while the voltage is below this minimum.

<sup>&</sup>lt;sup>1</sup> CKIL must be driven by an external clock source to ensure proper start-up and operation of the device. CKIL is needed to clock the internal reset synchronizer, the watchdog, and the real-time clock.

DPTC functionality, specifically the voltage/frequency relation table, is dependent on CKIH frequency. At the time of publication, standard tables used by Freescale OSs provided for a CKIH frequency of 26 MHz only. Any deviation from this frequency requires an update to the OS. For more details, refer to the particular OS user's guide documentation.

<sup>&</sup>lt;sup>2</sup> The current I<sub>read</sub> is present for approximately 50 ns of the read access to the 8-bit word.

# 4.1.1 Supply Current Specifications

Table 10 shows the core current consumption for the i.MX31 and i.MX31L.

Table 10. Current Consumption<sup>1, 2</sup>

Mode	Conditions	QVCC (Peripheral)		QVCC1 (ARM)		QVCC4 (L2)		FVCC + MVCC + SVCC + UVCC (PLL)		Unit
		Тур	Max	Тур	Max	Тур	Max	Тур	Max	
State Retention	<ul> <li>QVCC and QVCC1 = 0.95 V</li> <li>L2 caches are power gated (QVCC4 = 0 V)</li> <li>All PLLs are off, VCC = 1.4 V</li> <li>ARM is in well bias</li> <li>FPM is off</li> <li>32 kHz input is on</li> <li>CKIH input is off</li> <li>CAMP is off</li> <li>TCK input is off</li> <li>All modules are off</li> <li>No external resistive loads</li> <li>RNGA oscillator is off</li> </ul>	0.8	-	0.5	-	_	-	0.04	-	mA
Wait	<ul> <li>QVCC,QVCC1, and QVCC4 = 1.22 V</li> <li>ARM is in wait for interrupt mode</li> <li>MAX is active</li> <li>L2 cache is stopped but powered</li> <li>MCU PLL is on (532 MHz), VCC = 1.4 V</li> <li>USB PLL and SPLL are off, VCC = 1.4 V</li> <li>FPM is on</li> <li>CKIH input is on</li> <li>CAMP is on</li> <li>32 kHz input is on</li> <li>All clocks are gated off</li> <li>All modules are off (by programming CGR[2:0] registers)</li> <li>RNGA oscillator is off</li> <li>No external resistive loads</li> </ul>	6.0	-	3.0	-	0.04	-	3.5		mA

<sup>&</sup>lt;sup>1</sup> Typical column: TA = 25°C

# 4.2 Supply Power-Up/Power-Down Requirements and Restrictions

Any i.MX31/i.MX31L board design must comply with the power-up and power-down sequence guidelines as described in this section to guarantee reliable operation of the device. Any deviation from these sequences may result in any or all of the following situations:

- Cause excessive current during power up phase.
- Prevent the device from booting.
- Cause irreversible damage to the i.MX31/i.MX31L (worst-case scenario).

<sup>&</sup>lt;sup>2</sup> Maximum column: TA = 70°C

# 4.2.1 Powering Up


The Power On Reset ( $\overline{POR}$ ) pin must be kept asserted (low) throughout the power up sequence. Power up logic must guarantee that all power sources reach their target values prior to the release (de-assertion) of  $\overline{POR}$ . Figure 2 shows the power-up sequence.

#### NOTE

Stages need to be performed in the order shown; however, *within* each stage, supplies can be powered up in any order. For example, supplies IOQVDD, NVCC1, and NVCC3 through NVCC10 do not need to be powered up in the order shown.

### **CAUTION**

NVCC6 and NVCC9 must be at the same voltage potential. These supplies are connected together on-chip to optimize ESD damage immunity.



#### Notes:

- <sup>1</sup> The board design must guarantee that supplies reach 90% level before transition to the next state, using Power Management IC or other means.
- The NVCC1 supply must not precede IOQVDD by more than 0.2 V until IOQVDD has reached 1.5 V. If IOQVDD is powered up first, there are no restrictions.
- <sup>3</sup> It is allowable for FVCC, MVCC, SVCC, and UVCC to be up after FUSE\_VDD.

Figure 2. Power-Up Sequence

# 4.2.2 Powering Down

The power-down sequence should be completed as follows:

- 1. Lower the FUSE\_VDD supply.
- 2. Lower the remaining supplies.

#### **Electrical Characteristics**

# 4.3 Module-Level Electrical Specifications

This section contains the i.MX31 and i.MX31L electrical information including timing specifications, arranged in alphabetical order by module name.

# 4.3.1 I/O Pad (PADIO) Electrical Specifications

This section specifies the AC/DC characterization of functional I/O of the i.MX31. There are two main types of I/O: regular and DDR. In this document, the "Regular" type is referred to as GPIO.

### 4.3.1.1 DC Electrical Characteristics

The i.MX31/i.MX31L I/O parameters appear in Table 11 for GPIO. See Table 7, "Operating Ranges," on page 12 for temperature and supply voltage ranges.

### **NOTE**

The term NVCC in this section refers to the associated supply rail of an input or output. The association is shown in the Signal Multiplexing chapter of the reference manual. NVCC for Table 11 refers to NVCC1 and NVCC3–10; QVCC refers to QVCC, QVCC1, and QVCC4.

**Table 11. GPIO DC Electrical Parameters** 

Parameter	Symbol	Test Conditions	Min	Тур	Max	Units
High-level output voltage	V <sub>OH</sub>	I <sub>OH</sub> = -1 mA	NVCC -0.15	-	-	V
		I <sub>OH</sub> = specified Drive	0.8*NVCC	-	-	V
Low-level output voltage	V <sub>OL</sub>	I <sub>OL</sub> = 1 mA	-	-	0.15	V
		I <sub>OL</sub> = specified Drive	_	-	0.2*NVCC	V
High-level output current, slow slew rate	I <sub>OH_S</sub>	V <sub>OH</sub> =0.8*NVCC Std Drive High Drive Max Drive	-2 -4 -8	_	_	mA
High-level output current, fast slew rate	I <sub>OH_F</sub>	V <sub>OH</sub> =0.8*NVCC Std Drive High Drive Max Drive	-4 -6 -8	_	_	mA
Low-level output current, slow slew rate	I <sub>OL_S</sub>	V <sub>OL</sub> =0.2*NVCC Std Drive High Drive Max Drive	2 4 8	_	-	mA
Low-level output current, fast slew rate	I <sub>OL_F</sub>	V <sub>OL</sub> =0.2*NVCC Std Drive High Drive Max Drive	4 6 8	-	_	mA
High-Level DC input voltage	V <sub>IH</sub>	_	0.7*NVCC	-	NVCC	V
Low-Level DC input voltage	V <sub>IL</sub>	_	0	-	0.3*QVCC	V

i.MX31/i.MX31L Advance Information, Rev. 2.3

**Table 11. GPIO DC Electrical Parameters (continued)** 

Parameter	Symbol	Test Conditions	Min	Тур	Max	Units
Input Hysteresis	V <sub>HYS</sub>	Hysteresis enabled	0.25	_	_	V
Schmitt trigger VT+	V <sub>T</sub> +	Hysteresis enabled	0.5*QVCC	_	_	V
Schmitt trigger VT-	V <sub>T</sub> -	Hysteresis enabled	-	_	0.5*QVCC	V
Pull-up resistor (100 kΩ PU)	R <sub>PU</sub>	-	-	100	_	kΩ
Pull-down resistor (100 kΩ PD)	R <sub>PD</sub>	-	-	100	_	
Input current (no PU/PD)	I <sub>IN</sub>	V <sub>I</sub> = NVCC or GND	-	_	±1	μΑ
Input current (100 kΩ PU)	I <sub>IN</sub>	$V_I = 0$ $V_I = NVCC$	-	-	25 0.1	μ <b>Α</b> μ <b>Α</b>
Input current (100 kΩ PD)	I <sub>IN</sub>	$V_I = 0$ $V_I = NVCC$	-	-	0.25 28	μ <b>Α</b> μ <b>Α</b>
Tri-state leakage current	I <sub>OZ</sub>	V <sub>I</sub> = NVCC or GND I/O = High Z	-	-	±2	μА

The i.MX31/i.MX31L I/O parameters appear in Table 12 for DDR (Double Data Rate). See Table 7, "Operating Ranges," on page 12 for temperature and supply voltage ranges.

### NOTE

NVCC for Table 12 refers to NVCC2, NVCC21, and NVCC22.

Table 12. DDR (Double Data Rate) I/O DC Electrical Parameters


Parameter	Symbol	Test Conditions	Min	Тур	Max	Units
High-level output voltage	V <sub>OH</sub>	I <sub>OH</sub> = -1 mA	NVCC -0.12	_	_	V
		I <sub>OH</sub> = specified Drive	0.8*NVCC	_	_	V
Low-level output voltage	V <sub>OL</sub>	I <sub>OL</sub> = 1 mA	-	_	0.08	V
		I <sub>OL</sub> = specified Drive	_	_	0.2*NVCC	V
High-level output current	I <sub>OH</sub>	V <sub>OH</sub> =0.8*NVCC Std Drive High Drive Max Drive DDR Drive <sup>1</sup>	-3.6 -7.2 -10.8 -14.4	ı	-	mA
Low-level output current	I <sub>OL</sub>	V <sub>OL</sub> =0.2*NVCC Std Drive High Drive Max Drive DDR Drive <sup>1</sup>	3.6 7.2 10.8 14.4	-	-	mA
High-Level DC input voltage	V <sub>IH</sub>	_	0.7*NVCC	NVCC	NVCC+0.3	V
Low-Level DC input voltage	V <sub>IL</sub>	-	-0.3	0	0.3*NVCC	V
Tri-state leakage current	l <sub>OZ</sub>	V <sub>I</sub> = NVCC or GND I/O = High Z	-	_	±2	μА

<sup>&</sup>lt;sup>1</sup> Use of DDR Drive can result in excessive overshoot and ringing.

i.MX31/i.MX31L Advance Information, Rev. 2.3

### 4.3.2 AC Electrical Characteristics

Figure 3 depicts the load circuit for outputs. Figure 4 depicts the output transition time waveform. The range of operating conditions appears in Table 13 for slow general I/O, Table 14 for fast general I/O, and Table 15 for DDR I/O (unless otherwise noted).



CL includes package, probe and fixture capacitance

Figure 3. Load Circuit for Output




Figure 4. Output Transition Time Waveform

Table 13. AC Electrical Characteristics of Slow<sup>1</sup> General I/O

ID	Parameter	Symbol	Test Condition	Min	Тур	Max	Units
PA1	Output Transition Times (Max Drive)	tpr	25 pF 50 pF	0.92 1.5	1.95 2.98	3.17 4.75	ns
	Output Transition Times (High Drive)	tpr	25 pF 50 pF	1.52 2.75	-	4.81 8.42	ns
	Output Transition Times (Std Drive)	tpr	25 pF 50 pF	2.79 5.39	-	8.56 16.43	ns

<sup>&</sup>lt;sup>1</sup> Fast/slow characteristic is selected per GPIO (where available) by "slew rate" control. See reference manual.

Table 14. AC Electrical Characteristics of Fast<sup>1</sup> General I/O <sup>2</sup>

ID	Parameter	Symbol	Test Condition	Min	Тур	Max	Units
PA1	Output Transition Times (Max Drive)	tpr	25 pF 50 pF	0.68 1.34	1.33 2.6	2.07 4.06	ns
	Output Transition Times (High Drive)	tpr	25 pF 50 pF	.91 1.79	1.77 3.47	2.74 5.41	ns
	Output Transition Times (Std Drive)	tpr	25 pF 50 pF	1.36 2.68	2.64 5.19	4.12 8.11	ns

<sup>&</sup>lt;sup>1</sup> Fast/slow characteristic is selected per GPIO (where available) by "slew rate" control. See reference manual.

<sup>&</sup>lt;sup>2</sup> Use of GPIO in fast mode with the associated NVCC > 1.95 V can result in excessive overshoot and ringing.

ID	Parameter	Symbol	Test Condition	Min	Тур	Max	Units
PA1	Output Transition Times (DDR Drive) <sup>1</sup>	tpr	25 pF 50 pF	0.51 0.97	0.82 1.58	1.28 2.46	ns
	Output Transition Times (Max Drive)	tpr	25 pF 50 pF	0.67 1.29	1.08 2.1	1.69 3.27	ns
	Output Transition Times (High Drive)	tpr	25 pF 50 pF	.99 1.93	1.61 3.13	2.51 4.89	ns
	Output Transition Times (Std Drive)	tpr	25 pF 50 pF	1.96 3.82	3.19 6.24	4.99 9.73	ns

Table 15. AC Electrical Characteristics of DDR I/O

# 4.3.3 Clock Amplifier Module (CAMP) Electrical Characteristics

This section outlines the Clock Amplifier Module (CAMP) specific electrical characteristics. Table 16 shows clock amplifier electrical characteristics.

Parameter	Min	Тур	Max	Units
Input Frequency	15	_	75	MHz
VIL (for square wave input)	0	_	0.3	V
VIH (for square wave input)	(VDD <sup>1</sup> - 0.25)	_	3	V
Sinusoidal Input Amplitude	0.4 2	_	VDD	Vp-p
Duty Cycle	45	50	55	%

Table 16. Clock Amplifier Electrical Characteristics for CKIH Input

# 4.3.4 1-Wire Electrical Specifications

Figure 5 depicts the RPP timing, and Table 17 lists the RPP timing parameters.




Figure 5. Reset and Presence Pulses (RPP) Timing Diagram

i.MX31/i.MX31L Advance Information, Rev. 2.3

<sup>&</sup>lt;sup>1</sup> Use of DDR Drive can result in excessive overshoot and ringing.

<sup>&</sup>lt;sup>1</sup> VDD is the supply voltage of CAMP. See reference manual.

<sup>&</sup>lt;sup>2</sup> This value of the sinusoidal input will be measured through characterization.

**Table 17. RPP Sequence Delay Comparisons Timing Parameters** 

ID	Parameters	Symbol	Min	Тур	Max	Units
OW1	Reset Time Low	t <sub>RSTL</sub>	480	511	_	μs
OW2	Presence Detect High	t <sub>PDH</sub>	15	-	60	μs
OW3	Presence Detect Low	t <sub>PDL</sub>	60	-	240	μs
OW4	Reset Time High	t <sub>RSTH</sub>	480	512	_	μs

Figure 6 depicts Write 0 Sequence timing, and Table 18 lists the timing parameters.




Figure 6. Write 0 Sequence Timing Diagram

**Table 18. WR0 Sequence Timing Parameters** 

ID	Parameter	Symbol	Min	Тур	Max	Units
OW5	Write 0 Low Time	t <sub>WR0_low</sub>	60	100	120	μs
OW6	Transmission Time Slot	t <sub>SLOT</sub>	OW5	117	120	μs

Figure 7 depicts Write 1 Sequence timing, Figure 8 depicts the Read Sequence timing, and Table 19 lists the timing parameters.




Figure 7. Write 1 Sequence Timing Diagram




Figure 8. Read Sequence Timing Diagram

Table 19.	WR1/RD	<b>Timing</b>	<b>Parameters</b>
-----------	--------	---------------	-------------------

ID	Parameter	Symbol	Min	Тур	Max	Units
OW7	Write 1 / Read Low Time	t <sub>LOW1</sub>	1	5	15	μs
OW8	Transmission Time Slot	t <sub>SLOT</sub>	60	117	120	μs
OW9	Release Time	t <sub>RELEASE</sub>	15	-	45	μs

# 4.3.5 ATA Electrical Specifications (ATA Bus, Bus Buffers)

This section discusses ATA parameters. For a detailed description, refer to the ATA specification.

The user needs to use level shifters for 3.3 Volt or 5.0 Volt compatibility on the ATA interface.

The use of bus buffers introduces delay on the bus and introduces skew between signal lines. These factors make it difficult to operate the bus at the highest speed (UDMA-5) when bus buffers are used. If fast UDMA mode operation is needed, this may not be compatible with bus buffers.

Another area of attention is the slew rate limit imposed by the ATA specification on the ATA bus. According to this limit, any signal driven on the bus should have a slew rate between 0.4 and 1.2 V/ns with a 40 pF load. Not many vendors of bus buffers specify slew rate of the outgoing signals.

When bus buffers are used, the ata\_data bus buffer is special. This is a bidirectional bus buffer, so a direction control signal is needed. This direction control signal is ata\_buffer\_en. When its high, the bus should drive from host to device. When its low, the bus should drive from device to host. Steering of the signal is such that contention on the host and device tri-state busses is always avoided.

# 4.3.5.1 Timing Parameters

In the timing equations, some timing parameters are used. These parameters depend on the implementation of the ATA interface on silicon, the bus buffer used, the cable delay and cable skew. Table 20 shows ATA timing parameters.

**Table 20. ATA Timing Parameters** 

Name	Description	Value/ Contributing Factor <sup>1</sup>
Т	Bus clock period (ipg_clk_ata)	peripheral clock frequency
ti_ds	Set-up time ata_data to ata_iordy edge (UDMA-in only)	
	UDMAO	15 ns
	UDMA1	10 ns
	UDMA2, UDMA3	7 ns
	UDMA4	5 ns
	UDMA5	4 ns
ti_dh	hold time ata_iordy edge to ata_data (UDMA-in only)	
	UDMA0, UDMA1, UDMA2, UDMA3, UDMA4	5.0 ns
	UDMA5	4.6 ns

**Table 20. ATA Timing Parameters (continued)** 

Name	Description	Value/ Contributing Factor <sup>1</sup>
tco	propagation delay bus clock L-to-H to ata_cs0, ata_cs1, ata_da2, ata_da1, ata_da0, ata_dior, ata_diow, ata_dmack, ata_data, ata_buffer_en	12.0 ns
tsu	set-up time ata_data to bus clock L-to-H	8.5 ns
tsui	set-up time ata_iordy to bus clock H-to-L	8.5 ns
thi	hold time ata_iordy to bus clock H to L	2.5 ns
tskew1	Max difference in propagation delay bus clock L-to-H to any of following signals ata_cs0, ata_cs1, ata_da2, ata_da1, ata_da0, ata_dior, ata_diow, ata_dmack, ata_data (write), ata_buffer_en	7 ns
tskew2	Max difference in buffer propagation delay for any of following signals ata_cs0, ata_cs1, ata_da2, ata_da1, ata_da0, ata_dior, ata_diow, ata_dmack, ata_data (write), ata_buffer_en	transceiver
tskew3	Max difference in buffer propagation delay for any of following signals <b>ata_iordy</b> , <b>ata_data</b> (read)	transceiver
tbuf	Max buffer propagation delay	transceiver
tcable1	cable propagation delay for ata_data	cable
tcable2	cable propagation delay for control signals ata_dior, ata_diow, ata_iordy, ata_dmack	cable
tskew4	Max difference in cable propagation delay between ata_iordy and ata_data (read)	cable
tskew5	Max difference in cable propagation delay between (ata_dior, ata_diow, ata_dmack) and ata_cs0, ata_cs1, ata_da2, ata_da1, ata_da0, ata_data(write)	cable
tskew6	Max difference in cable propagation delay without accounting for ground bounce	cable

<sup>&</sup>lt;sup>1</sup> Values provided where applicable.

# 4.3.5.2 PIO Mode Timing

Figure 9 shows timing for PIO read, and Table 21 lists the timing parameters for PIO read.




Figure 9. PIO Read Timing Diagram

Table 21. PIO Read Timing Parameters	Table 21.	. PIO Read	Timing	<b>Parameters</b>
--------------------------------------	-----------	------------	--------	-------------------

ATA Parameter	Parameter from Figure 9	Value	Controlling Variable
t1	t1	t1 (min) = time_1 * T - (tskew1 + tskew2 + tskew5)	time_1
t2	t2r	t2 min) = time_2r * T - (tskew1 + tskew2 + tskew5)	time_2r
t9	t9	t9 (min) = time_9 * T - (tskew1 + tskew2 + tskew6)	time_3
t5	t5	t5 (min) = tco + tsu + tbuf + tbuf + tcable1 + tcable2	If not met, increase time_2
t6	t6	0	-
tA	tA	tA (min) = (1.5 + time_ax) * T - (tco + tsui + tcable2 + tcable2 + 2*tbuf)	time_ax
trd	trd1	trd1 (max) = (-trd) + (tskew3 + tskew4) trd1 (min) = (time_pio_rdx - 0.5)*T - (tsu + thi) (time_pio_rdx - 0.5) * T > tsu + thi + tskew3 + tskew4	time_pio_rdx
tO	-	t0 (min) = (time_1 + time_2 + time_9) * T	time_1, time_2r, time_9

Figure 10 shows timing for PIO write, and Table 22 lists the timing parameters for PIO write.




Figure 10. Multiword DMA (MDMA) Timing

**Table 22. PIO Write Timing Parameters** 

ATA Parameter	Parameter from Figure 10	Value	Controlling Variable
t1	t1	t1 (min) = time_1 * T - (tskew1 + tskew2 + tskew5)	time_1
t2	t2w	t2 (min) = time_2w * T - (tskew1 + tskew2 + tskew5)	time_2w
t9	t9	t9 (min) = time_9 * T - (tskew1 + tskew2 + tskew6)	time_9
t3	-	t3 (min) = (time_2w - time_on)* T - (tskew1 + tskew2 +tskew5)	If not met, increase time_2w
t4	t4	t4 (min) = time_4 * T - tskew1	time_4
tA	tA	tA = (1.5 + time_ax) * T - (tco + tsui + tcable2 + tcable2 + 2*tbuf)	time_ax

### i.MX31/i.MX31L Advance Information, Rev. 2.3

**Table 22. PIO Write Timing Parameters (continued)** 

ATA Parameter	Parameter from Figure 10	Value	Controlling Variable
tO	_	t0(min) = (time_1 + time_2 + time_9) * T	time_1, time_2r, time_9
_	_	Avoid bus contention when switching buffer on by making ton long enough.	-
_	_	Avoid bus contention when switching buffer off by making toff long enough.	-

Figure 11 shows timing for MDMA read, Figure 12 shows timing for MDMA write, and Table 23 lists the timing parameters for MDMA read and write.




Figure 11. MDMA Read Timing Diagram




Figure 12. MDMA Write Timing Diagram

**Table 23. MDMA Read and Write Timing Parameters** 

ATA Parameter	Parameter from Figure 11, Figure 12	Value	Controlling Variable
tm, ti	tm	tm (min) = ti (min) = time_m * T - (tskew1 + tskew2 + tskew5)	time_m
td	td, td1	td1.(min) = td (min) = time_d * T - (tskew1 + tskew2 + tskew6)	time_d
tk	tk	tk.(min) = time_k * T - (tskew1 + tskew2 + tskew6)	time_k

### i.MX31/i.MX31L Advance Information, Rev. 2.3

Table 23. MDMA Re	ead and Write 1	Timing Parameters	(continued)

ATA Parameter	Parameter from Figure 11, Figure 12	Value	Controlling Variable
tO	_	t0 (min) = (time_d + time_k) * T	time_d, time_k
tg(read)	tgr	tgr (min-read) = tco + tsu + tbuf + tbuf + tcable1 + tcable2 tgr.(min-drive) = td - te(drive)	time_d
tf(read)	tfr	tfr (min-drive) = 0	_
tg(write)	_	tg (min-write) = time_d * T - (tskew1 + tskew2 + tskew5)	time_d
tf(write)	_	tf (min-write) = time_k * T - (tskew1 + tskew2 + tskew6)	time_k
tL	-	tL (max) = (time_d + time_k-2)*T - (tsu + tco + 2*tbuf + 2*tcable2)	time_d, time_k
tn, tj	tkjn	tn= tj= tkjn = (max(time_k,. time_jn) * T - (tskew1 + tskew2 + tskew6)	time_jn
_	ton toff	ton = time_on * T - tskew1 toff = time_off * T - tskew1	_

#### 4.3.5.3 **UDMA In Timing**

Figure 13 shows timing when the UDMA in transfer starts, Figure 14 shows timing when the UDMA in host terminates transfer, Figure 15 shows timing when the UDMA in device terminates transfer, and Table 24 lists the timing parameters for UDMA in burst.




Figure 13. UDMA In Transfer Starts Timing Diagram

i.MX31/i.MX31L Advance Information, Rev. 2.3 Freescale Semiconductor 25

### **Electrical Characteristics**




Figure 14. UDMA In Host Terminates Transfer Timing Diagram




Figure 15. UDMA In Device Terminates Transfer Timing Diagram

**Table 24. UDMA In Burst Timing Parameters** 

ATA Parameter	Parameter from Figure 13, Figure 14, Figure 15	Description	Controlling Variable
tack	tack	tack (min) = (time_ack * T) - (tskew1 + tskew2)	time_ack
tenv	tenv	tenv (min) = (time_env * T) - (tskew1 + tskew2) tenv (max) = (time_env * T) + (tskew1 + tskew2)	time_env
tds	tds1	tds - (tskew3) - ti_ds > 0	tskew3, ti_ds, ti_dh
tdh	tdh1	tdh - (tskew3) - ti_dh > 0	should be low enough

i.MX31/i.MX31L Advance Information, Rev. 2.3

ATA Parameter	Parameter from Figure 13, Figure 14, Figure 15	Description	Controlling Variable
tcyc	tc1	(tcyc - tskew) > T	T big enough
trp	trp	trp (min) = time_rp * T - (tskew1 + tskew2 + tskew6)	time_rp
_	tx1 <sup>1</sup>	(time_rp * T) - (tco + tsu + 3T + 2 *tbuf + 2*tcable2) > trfs (drive)	time_rp
tmli	tmli1	tmli1 (min) = (time_mlix + 0.4) * T	time_mlix
tzah	tzah	tzah (min) = (time_zah + 0.4) * T	time_zah
tdzfs	tdzfs	tdzfs = (time_dzfs * T) - (tskew1 + tskew2)	time_dzfs
tcvh	tcvh	tcvh = (time_cvh *T) - (tskew1 + tskew2)	time_cvh
_	ton toff	ton = time_on * T - tskew1 toff = time_off * T - tskew1	_

Table 24. UDMA In Burst Timing Parameters (continued)

## 4.3.5.4 UDMA Out Timing

Figure 16 shows timing when the UDMA out transfer starts, Figure 17 shows timing when the UDMA out host terminates transfer, Figure 18 shows timing when the UDMA out device terminates transfer, and Table 25 lists the timing parameters for UDMA out burst.




Figure 16. UDMA Out Transfer Starts Timing Diagram

i.MX31/i.MX31L Advance Information, Rev. 2.3

<sup>&</sup>lt;sup>1</sup> There is a special timing requirement in the ATA host that requires the internal DIOW to go only high 3 clocks after the last active edge on the DSTROBE signal. The equation given on this line tries to capture this constraint.

<sup>2.</sup> Make ton and toff big enough to avoid bus contention




Figure 17. UDMA Out Host Terminates Transfer Timing Diagram




Figure 18. UDMA Out Device Terminates Transfer Timing Diagram

**Table 25. UDMA Out Burst Timing Parameters** 

ATA Parameter	Parameter from Figure 16, Figure 17, Figure 18	Value	Controlling Variable
tack	tack	tack (min) = (time_ack * T) - (tskew1 + tskew2)	time_ack
tenv	tenv	tenv (min) = (time_env * T) - (tskew1 + tskew2) tenv (max) = (time_env * T) + (tskew1 + tskew2)	time_env
tdvs	tdvs	tdvs = (time_dvs * T) - (tskew1 + tskew2)	time_dvs
tdvh	tdvh	tdvs = (time_dvh * T) - (tskew1 + tskew2)	time_dvh
tcyc	tcyc	tcyc = time_cyc * T - (tskew1 + tskew2)	time_cyc
t2cyc	_	t2cyc = time_cyc * 2 * T	time_cyc

i.MX31/i.MX31L Advance Information, Rev. 2.3

Table 25. UDMA Out Burst Timing Parameters (continued)

ATA Parameter	Parameter from Figure 16, Figure 17, Figure 18	Value	Controlling Variable
trfs1	trfs	trfs = 1.6 * T + tsui + tco + tbuf + tbuf	_
_	tdzfs	tdzfs = time_dzfs * T - (tskew1)	time_dzfs
tss	tss	tss = time_ss * T - (tskew1 + tskew2)	time_ss
tmli	tdzfs_mli	tdzfs_mli =max (time_dzfs, time_mli) * T - (tskew1 + tskew2)	_
tli	tli1	tli1 > 0	_
tli	tli2	tli2 > 0	_
tli	tli3	tli3 > 0	_
tcvh	tcvh	tcvh = (time_cvh *T) - (tskew1 + tskew2)	time_cvh
_	ton toff	ton = time_on * T - tskew1 toff = time_off * T - tskew1	_

#### **AUDMUX Electrical Specifications** 4.3.6

The AUDMUX provides a programmable interconnect logic for voice, audio and data routing between internal serial interfaces (SSI) and external serial interfaces (audio and voice codecs). The AC timing of AUDMUX external pins is hence governed by the SSI module. Please refer to their respective electrical specifications.

#### 4.3.7 **CSPI Electrical Specifications**

This section describes the electrical information of the CSPI.

#### 4.3.7.1 **CSPI Timing**

Figure 19 and Figure 20 depict the master mode and slave mode timings of CSPI, and Table 26 lists the timing parameters.

### **Electrical Characteristics**




Figure 19. CSPI Master Mode Timing Diagram




Figure 20. CSPI Slave Mode Timing Diagram

**Table 26. CSPI Interface Timing Parameters** 

ID	Parameter	Symbol	Min	Max	Units
CS1	SCLK Cycle Time	t <sub>clk</sub>	60	-	ns
CS2	SCLK High or Low Time	t <sub>SW</sub>	30	_	ns
CS3	SCLK Rise or Fall	t <sub>RISE/FALL</sub>	ı	7.6	ns
CS4	SSx pulse width	t <sub>CSLH</sub>	25	-	ns
CS5	SSx Lead Time (CS setup time)	t <sub>SCS</sub>	25	_	ns
CS6	SSx Lag Time (CS hold time)	t <sub>HCS</sub>	25	_	ns
CS7	Data Out Setup Time	t <sub>Smosi</sub>	5	_	ns
CS8	Data Out Hold Time	t <sub>Hmosi</sub>	5	_	ns
CS9	Data In Setup Time	t <sub>Smiso</sub>	6	_	ns
CS10	Data In Hold Time	t <sub>Hmiso</sub>	5	_	ns
CS11	SPI_RDY Setup Time <sup>1</sup>	t <sub>SDRY</sub>	_	_	ns

<sup>&</sup>lt;sup>1</sup> SPI\_RDY is sampled internally by ipg\_clk and is asynchronous to all other CSPI signals.

### i.MX31/i.MX31L Advance Information, Rev. 2.3

# 4.3.8 **DPLL Electrical Specifications**

The three PLL's of the i.MX31/i.MX31L (MCU, USB, and Serial PLL) are all based on same DPLL design. The characteristics provided herein apply to all of them, except where noted explicitly. The PLL characteristics are provided based on measurements done for both sources—external clock source (CKIH), and FPM (Frequency Pre-Multiplier) source.

### 4.3.8.1 Electrical Specifications

Table 27 lists the DPLL specification.

**Table 27. DPLL Specifications** 

Parameter	Min	Тур	Max	Unit	Comments
CKIH frequency	15	26 <sup>1</sup>	75 <sup>2</sup>	MHz	-
CKIL frequency (Frequency Pre-multiplier (FPM) enable mode)	-	32; 32.768, 38.4	_	kHz	FPM lock time ≈ 480 μs.
Predivision factor (PD bits)	1	_	16	_	_
PLL reference frequency range after Predivider	15	_	35	MHz	$15 \le CKIH$ frequency/PD $\le 35$ MHz $15 \le FPM$ output/PD $\le 35$ MHz
PLL output frequency range:  MPLL and SPLL UPLL	52 190	-	532 240	MHz	-
Maximum allowed reference clock phase noise.	_	_	± 100	ps	-
Frequency lock time (FOL mode or non-integer MF)	-	-	398	-	Cycles of divided reference clock.
Phase lock time	_	_	100	μs	In addition to the frequency
Maximum allowed PLL supply voltage ripple	_	_	25	mV	F <sub>modulation</sub> < 50 kHz
Maximum allowed PLL supply voltage ripple	_	_	20	mV	50 kHz < F <sub>modulation</sub> < 300 kHz
Maximum allowed PLL supply voltage ripple	_	_	25	mV	F <sub>modulation</sub> > 300 kHz
PLL output clock phase jitter	_	_	5.2	ns	Measured on CLKO pin
PLL output clock period jitter	_	_	420	ps	Measured on CLKO pin

<sup>1</sup> The user or board designer must take into account that the use of a frequency other than 26 MHz would require adjustment to the DPTC-DVFS table, which is incorporated into operating system code.

<sup>&</sup>lt;sup>2</sup> The PLL reference frequency must be ≤ 35 MHz. Therefore, for frequencies between 35 MHz and 70 MHz, program the predivider to divide by 2 or more. If the CKIH frequency is above 70 MHz, program the predivider to 3 or more. For PD bit description, see the reference manual.

# 4.3.9 EMI Electrical Specifications

This section provides electrical parametrics and timings for EMI module.

# 4.3.9.1 NAND Flash Controller Interface (NFC)

The NFC supports normal timing mode, using two flash clock cycles for one access of  $\overline{\text{RE}}$  and  $\overline{\text{WE}}$ . AC timings are provided as multiplications of the clock cycle and fixed delay. Figure 21, Figure 22, Figure 23, and Figure 24 depict the relative timing requirements among different signals of the NFC at module level, for normal mode, and Table 28 lists the timing parameters.




Figure 21. Command Latch Cycle Timing Dlagram




Figure 22. Address Latch Cycle Timing Dlagram




Figure 24. Read Data Latch Cycle Timing Dlagram

Table 28. NFC Timing Parameters<sup>1</sup>

ID	Parameter	Symbol	Timing T = NFC Clock Cycle <sup>2</sup>		Example Timing for NFC Clock ≈ 33 MHz T = 30 ns		Unit
			Min	Max	Min	Max	
NF1	NFCLE Setup Time	tCLS	T-1.0 ns	_	29	_	ns
NF2	NFCLE Hold Time	tCLH	T-2.0 ns	_	28	_	ns
NF3	NFCE Setup Time	tCS	T-1.0 ns	_	29	_	ns
NF4	NFCE Hold Time	tCH	T-2.0 ns	-	28	_	ns
NF5	NF_WP Pulse Width	tWP	T–1.5 ns		28.5		ns
NF6	NFALE Setup Time	tALS	Т	_	30	_	ns

i.MX31/i.MX31L Advance Information, Rev. 2.3

	<b>Table 28. NFC Timing Parar</b>	meters <sup>1</sup> (continued)
--	-----------------------------------	---------------------------------

ID	Parameter	Symbol	Timing T = NFC Clock Cycle <sup>2</sup>		Example Timing for NFC Clock ≈ 33 MHz T = 30 ns		Unit
			Min	Max	Min	Max	
NF7	NFALE Hold Time	tALH	T-3.0 ns	_	27	_	ns
NF8	Data Setup Time	tDS	Т	_	30	_	ns
NF9	Data Hold Time	tDH	T-5.0 ns	_	25	_	ns
NF10	Write Cycle Time	tWC	2T		60		ns
NF11	NFWE Hold Time	tWH	T–2.5 ns		27.5		ns
NF12	Ready to NFRE Low	tRR	6T	_	180	_	ns
NF13	NFRE Pulse Width	tRP	1.5T	_	45	_	ns
NF14	READ Cycle Time	tRC	2T	_	60	_	ns
NF15	NFRE High Hold Time	tREH	0.5T-2.5 ns		12.5	_	ns
NF16	Data Setup on READ	tDSR	N/A		10	_	ns
NF17	Data Hold on READ	tDHR	N/A		0	_	ns

<sup>&</sup>lt;sup>1</sup> The flash clock maximum frequency is 50 MHz.

#### NOTE

High is defined as 80% of signal value and low is defined as 20% of signal value.

### NOTE


Timing for HCLK is 133 MHz and internal NFC clock (flash clock) is approximately 33 MHz (30 ns). All timings are listed according to this NFC clock frequency (multiples of NFC clock phases), except NF16 and NF17, which are not NFC clock related.

# 4.3.9.2 Wireless External Interface Module (WEIM)

All WEIM output control signals may be asserted and deasserted by internal clock related to BCLK rising edge or falling edge according to corresponding assertion/negation control fields. Address always begins related to BCLK falling edge but may be ended both on rising and falling edge in muxed mode according to control register configuration. Output data begins related to BCLK rising edge except in muxed mode where both rising and falling edge may be used according to control register configuration. Input data, ECB and DTACK all captured according to BCLK rising edge time. Figure 25 depicts the timing of the WEIM module, and Table 29 lists the timing parameters.

<sup>&</sup>lt;sup>2</sup> Subject to DPLL jitter specification on Table 27, "DPLL Specifications," on page 31.

### **WEIM Outputs Timing**



### **WEIM Inputs Timing**




Figure 25. WEIM Bus Timing Diagram

**Table 29. WEIM Bus Timing Parameters** 

ID	Parameter	Min	Max	Unit
WE1	Clock fall to Address Valid	-0.5	2.5	ns
WE2	Clock rise/fall to Address Invalid	-0.5	5	ns
WE3	Clock rise/fall to CS[x] Valid	-3	3	ns
WE4	Clock rise/fall to CS[x] Invalid	-3	3	ns
WE5	Clock rise/fall to RW Valid	-3	3	ns
WE6	Clock rise/fall to RW Invalid	-3	3	ns
WE7	Clock rise/fall to OE Valid	-3	3	ns

i.MX31/i.MX31L Advance Information, Rev. 2.3

#### **Electrical Characteristics**

**Table 29. WEIM Bus Timing Parameters (continued)** 

ID	Parameter	Min	Max	Unit
WE8	Clock rise/fall to OE Invalid	-3	3	ns
WE9	Clock rise/fall to EB[x] Valid	-3	3	ns
WE10	Clock rise/fall to EB[x] Invalid	-3	3	ns
WE11	Clock rise/fall to LBA Valid	-3	3	ns
WE12	Clock rise/fall to LBA Invalid	-3	3	ns
WE13	Clock rise/fall to Output Data Valid	- 2.5	4	ns
WE14	Clock rise to Output Data Invalid	- 2.5	4	ns
WE15	Input Data Valid to Clock rise, FCE=0 FCE=1	8 2.5	_	ns
WE16	Clock rise to Input Data Invalid, FCE=0 FCE=1	-2 -2	_	ns
WE17	ECB setup time, FCE=0 FCE=1	6.5 3.5	_	ns
WE18	ECB hold time, FCE=0 FCE=1	-2 2	_	ns
WE19	DTACK setup time <sup>1</sup>	0	_	ns
WE20	DTACK hold time <sup>1</sup>	4.5	_	ns
WE21	BCLK High Level Width <sup>2, 3</sup>	_	Tcycle/ 2-3	ns
WE22	BCLK Low Level Width <sup>2, 3</sup>	_	Tcycle/ 2-3	ns
WE23	BCLK Cycle time <sup>2</sup>	15	_	ns

<sup>&</sup>lt;sup>1</sup> Applies to rising edge timing

### **NOTE**

High is defined as 80% of signal value and low is defined as 20% of signal value.

Test conditions: load capacitance, 25 pF. Recommended drive strength for all controls, address, and BCLK is Max drive.

Figure 26, Figure 27, Figure 28, Figure 29, Figure 30, and Figure 31 depict some examples of basic WEIM accesses to external memory devices with the timing parameters mentioned in Table 29 for specific control parameter settings.

<sup>&</sup>lt;sup>2</sup> BCLK parameters are being measured from the 50% VDD.

<sup>&</sup>lt;sup>3</sup> The actual cycle time is derived from the AHB bus clock frequency.




Figure 26. Asynchronous Memory Timing Diagram for Read Access—WSC=1




Figure 27. Asynchronous Memory Timing Diagram for Write Access—WSC=1, EBWA=1, EBWN=1, LBN=1




Figure 28. Synchronous Memory Timing Diagram for Two Non-Sequential Read Accesses—WSC=2, SYNC=1, DOL=0




Figure 29. Synchronous Memory TIming Diagram for Burst Write Access—BCS=1, WSC=4, SYNC=1, DOL=0, PSR=1

i.MX31/i.MX31L Advance Information, Rev. 2.3




Figure 30. Muxed A/D Mode Timing Diagram for Asynchronous Write Access—WSC=7, LBA=1, LBN=1, LAH=1




Figure 31. Muxed A/D Mode Timing Diagram for Asynchronous Read Access—WSC=7, LBA=1, LBN=1, LAH=1, OEA=7

# 4.3.9.3 ESDCTL Electrical Specifications

Figure 32, Figure 33, Figure 34, Figure 35, Figure 36, and Figure 37 depict the timings pertaining to the ESDCTL module, which interfaces Mobile DDR or SDR SDRAM. Table 30, Table 31, Table 32, Table 33, Table 34, and Table 35 list the timing parameters.




Figure 32. SDRAM Read Cycle Timing Diagram

Table 30. DDR/SDR SDRAM Read Cycle Timing Parameters

ID	Parameter	Symbol	Min	Max	Unit
SD1	SDRAM clock high-level width	tCH	3.4	4.1	ns
SD2	SDRAM clock low-level width	tCL	3.4	4.1	ns
SD3	SDRAM clock cycle time	tCK	7.5	_	ns
SD4	CS, RAS, CAS, WE, DQM, CKE setup time	tCMS	2.0	_	ns
SD5	CS, RAS, CAS, WE, DQM, CKE hold time	tCMH	1.8	_	ns
SD6	Address setup time	tAS	2.0	_	ns
SD7	Address hold time	tAH	1.8	_	ns
SD8	SDRAM access time	tAC	_	6.47	ns

## Table 30. DDR/SDR SDRAM Read Cycle Timing Parameters (continued)

ID	Parameter	Symbol	Min	Max	Unit
SD9	Data out hold time <sup>1</sup>	tOH	1.8	-	ns
SD10	Active to read/write command period	tRC	10	-	clock

Timing parameters are relevant only to SDR SDRAM. For the specific DDR SDRAM data related timing parameters, see Table 34 and Table 35.

### NOTE

SDR SDRAM CLK parameters are being measured from the 50% point—that is, high is defined as 50% of signal value and low is defined as 50% of signal value. SD1 + SD2 does not exceed 7.5 ns for 133 MHz.

### NOTE

The timing parameters are similar to the ones used in SDRAM data sheets—that is, Table 30 indicates SDRAM requirements. All output signals are driven by the ESDCTL at the negative edge of SDCLK and the parameters are measured at maximum memory frequency.

i.MX31/i.MX31L Advance Information, Rev. 2.3 Freescale Semiconductor 41




Figure 33. SDR SDRAM Write Cycle Timing Diagram

**Table 31. SDR SDRAM Write Timing Parameters** 

ID	Parameter	Symbol	Min	Max	Unit
SD1	SDRAM clock high-level width	tCH	3.4	4.1	ns
SD2	SDRAM clock low-level width	tCL	3.4	4.1	ns
SD3	SDRAM clock cycle time	tCK	7.5	_	ns
SD4	CS, RAS, CAS, WE, DQM, CKE setup time	tCMS	2.0	_	ns
SD5	CS, RAS, CAS, WE, DQM, CKE hold time	tCMH	1.8	_	ns
SD6	Address setup time	tAS	2.0	_	ns
SD7	Address hold time	tAH	1.8	_	ns
SD11	Precharge cycle period <sup>1</sup>	tRP	1	4	clock
SD12	Active to read/write command delay <sup>1</sup>	tRCD	1	8	clock

i.MX31/i.MX31L Advance Information, Rev. 2.3

**Table 31. SDR SDRAM Write Timing Parameters (continued)** 

ID	Parameter	Symbol	Min	Max	Unit
SD13	Data setup time	tDS	2.0	_	ns
SD14	Data hold time	tDH	1.3	_	ns

<sup>&</sup>lt;sup>1</sup> SD11 and SD12 are determined by SDRAM controller register settings.

### NOTE

SDR SDRAM CLK parameters are being measured from the 50% point—that is, high is defined as 50% of signal value and low is defined as 50% of signal value.

#### NOTE

The timing parameters are similar to the ones used in SDRAM data sheets—that is, Table 31 indicates SDRAM requirements. All output signals are driven by the ESDCTL at the negative edge of SDCLK and the parameters are measured at maximum memory frequency.




Figure 34. SDRAM Refresh Timing Diagram

i.MX31/i.MX31L Advance Information, Rev. 2.3 Freescale Semiconductor 43

**Table 32. SDRAM Refresh Timing Parameters** 

ID	Parameter	Symbol	Min	Max	Unit
SD1	SDRAM clock high-level width	tCH	3.4	4.1	ns
SD2	SDRAM clock low-level width	tCL	3.4	4.1	ns
SD3	SDRAM clock cycle time	tCK	7.5	_	ns
SD6	Address setup time	tAS	1.8	_	ns
SD7	Address hold time	tAH	1.8	_	ns
SD10	Precharge cycle period <sup>1</sup>	tRP	1	4	clock
SD11	Auto precharge command period <sup>1</sup>	tRC	2	20	clock

<sup>&</sup>lt;sup>1</sup> SD10 and SD11 are determined by SDRAM controller register settings.

### NOTE

SDR SDRAM CLK parameters are being measured from the 50% point—that is, high is defined as 50% of signal value and low is defined as 50% of signal value.

## NOTE

The timing parameters are similar to the ones used in SDRAM data sheets—that is, Table 32 indicates SDRAM requirements. All output signals are driven by the ESDCTL at the negative edge of SDCLK and the parameters are measured at maximum memory frequency.




Figure 35. SDRAM Self-Refresh Cycle Timing Diagram

# NOTE

The clock will continue to run unless both CKEs are low. Then the clock will be stopped in low state.

**Table 33. SDRAM Self-Refresh Cycle Timing Parameters** 

ID	Parameter	Symbol	Min	Max	Unit
SD16	CKE output delay time	tCKS	1.8	_	ns




Figure 36. Mobile DDR SDRAM Write Cycle Timing Diagram

Table 34. Mobile DDR SDRAM Write Cycle Timing Parameters<sup>1</sup>

ID	Parameter	Symbol	Min	Max	Unit
SD17	DQ & DQM setup time to DQS	tDS	0.95	_	ns
SD18	DQ & DQM hold time to DQS	tDH	0.95	_	ns
SD19	Write cycle DQS falling edge to SDCLK output delay time.	tDSS	1.8	_	ns
SD20	Write cycle DQS falling edge to SDCLK output hold time.	tDSH	1.8	_	ns

<sup>&</sup>lt;sup>1</sup> Test condition: Measured using delay line 5 programmed as follows: ESDCDLY5[15:0] = 0x0703.

### NOTE

SDRAM CLK and DQS related parameters are being measured from the 50% point—that is, high is defined as 50% of signal value and low is defined as 50% of signal value.

### NOTE

The timing parameters are similar to the ones used in SDRAM data sheets—that is, Table 34 indicates SDRAM requirements. All output signals are driven by the ESDCTL at the negative edge of SDCLK and the parameters are measured at maximum memory frequency.




Figure 37. Mobile DDR SDRAM DQ versus DQS and SDCLK Read Cycle Timing Diagram

Table 35. Mobile DDR SDRAM Read Cycle Timing Parameters

ID	Parameter	Symbol	Min	Max	Unit
SD21	DQS - DQ Skew (defines the Data valid window in read cycles related to DQS).	tDQSQ	-	0.85	ns
SD22	DQS DQ HOLD time from DQS	tQH	2.3	_	ns
SD23	DQS output access time from SDCLK posedge	tDQSCK	-	6.7	ns

#### NOTE

SDRAM CLK and DQS related parameters are being measured from the 50% point—that is, high is defined as 50% of signal value and low is defined as 50% of signal value.

### NOTE

The timing parameters are similar to the ones used in SDRAM data sheets—that is, Table 35 indicates SDRAM requirements. All output signals are driven by the ESDCTL at the negative edge of SDCLK and the parameters are measured at maximum memory frequency.

#### **ETM Electrical Specifications** 4.3.10

ETM is an ARM protocol. The timing specifications in this section are given as a guide for a TPA that supports TRACECLK frequencies up to 133 MHz.

Figure 38 depicts the TRACECLK timings of ETM, and Table 36 lists the timing parameters.




Figure 38. ETM TRACECLK Timing Diagram

i.MX31/i.MX31L Advance Information, Rev. 2.3 Freescale Semiconductor 47

ID	Parameter	Min	Max	Unit
T <sub>cyc</sub>	Clock period	Frequency dependent	_	ns
T <sub>wl</sub>	Low pulse width	2	-	ns
T <sub>wh</sub>	High pulse width	2	-	ns
T <sub>r</sub>	Clock and data rise time	-	3	ns
T <sub>f</sub>	Clock and data fall time	-	3	ns

Figure 39 depicts the setup and hold requirements of the trace data pins with respect to TRACECLK, and Table 37 lists the timing parameters.




Figure 39. Trace Data Timing Diagram

**Table 37. ETM Trace Data Timing Parameters** 

ID	Parameter	Min	Max	Unit
T <sub>s</sub>	Data setup	2	-	ns
T <sub>h</sub>	Data hold	1	ı	ns

# 4.3.10.1 Half-Rate Clocking Mode

When half-rate clocking is used, the trace data signals are sampled by the TPA on both the rising and falling edges of TRACECLK, where TRACECLK is half the frequency of the clock shown in Figure 39.

# 4.3.11 FIR Electrical Specifications

FIR implements asynchronous infrared protocols (FIR, MIR) that are defined by IrDA® (Infrared Data Association). Refer to http://www.IrDA.org for details on FIR and MIR protocols.

# 4.3.12 Fusebox Electrical Specifications

**Table 38. Fusebox Timing Characteristics** 

Ref. Num	Description	Symbol	Minimum	Typical	Maximum	Units
1	Program time for eFuse <sup>1</sup>	t <sub>program</sub>	125	_	_	μs

The program length is defined by the value defined in the epm\_pgm\_length[2:0] bits of the IIM module. The value to program is based on a 32 kHz clock source ( $4 * 1/32 \text{ kHz} = 125 \mu \text{s}$ )

i.MX31/i.MX31L Advance Information, Rev. 2.3

49

# 4.3.13 I<sup>2</sup>C Electrical Specifications

This section describes the electrical information of the I<sup>2</sup>C Module.

# 4.3.13.1 I<sup>2</sup>C Module Timing

Figure 40 depicts the timing of I<sup>2</sup>C module. Table 39 lists the I<sup>2</sup>C module timing parameters where the I/O supply is 2.7 V. 1




Figure 40. I<sup>2</sup>C Bus Timing Diagram

Table 39. I<sup>2</sup>C Module Timing Parameters—I<sup>2</sup>C Pin I/O Supply=2.7 V

ID	Parameter	Standard	Standard Mode		Fast Mode	
	i diameter		Max	Min	Max	Unit
IC1	I2CLK cycle time	10	_	2.5	_	μS
IC2	Hold time (repeated) START condition	4.0	_	0.6	_	μS
IC3	Set-up time for STOP condition	4.0	_	0.6	_	μS
IC4	Data hold time	01	3.45 <sup>2</sup>	0 <sup>1</sup>	0.9 <sup>2</sup>	μS
IC5	HIGH Period of I2CLK Clock	4.0	_	0.6	_	μS
IC6	LOW Period of the I2CLK Clock	4.7	_	1.3	_	μS
IC7	Set-up time for a repeated START condition	4.7	_	0.6	_	μS
IC8	Data set-up time	250	_	100 <sup>3</sup>	_	ns
IC9	Bus free time between a STOP and START condition	4.7	_	1.3	_	μS
IC10	Rise time of both I2DAT and I2CLK signals	-	1000	20+0.1C <sub>b</sub> <sup>4</sup>	300	ns
IC11	Fall time of both I2DAT and I2CLK signals	-	300	20+0.1C <sub>b</sub> <sup>4</sup>	300	ns
IC12	Capacitive load for each bus line (C <sub>b</sub> )	_	400	_	400	pF

A device must internally provide a hold time of at least 300 ns for I2DAT signal in order to bridge the undefined region of the falling edge of I2CLK.

<sup>&</sup>lt;sup>2</sup> The maximum hold time has to be met only if the device does not stretch the LOW period (ID IC6) of the I2CLK signal.

A Fast-mode I<sup>2</sup>C-bus device can be used in a standard-mode I<sup>2</sup>C-bus system, but the requirement of set-up time (ID IC7) of 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the I2CLK signal. If such a device does stretch the LOW period of the I2CLK signal, it must output the next data bit to the I2DAT line max\_rise\_time (ID No IC10) + data\_setup\_time (ID No IC8) = 1000 + 250 = 1250 ns (according to the Standard-mode I<sup>2</sup>C-bus specification) before the I2CLK line is released.

<sup>&</sup>lt;sup>4</sup> C<sub>b</sub> = total capacitance of one bus line in pF.

# 4.3.14 IPU—Sensor Interfaces

# 4.3.14.1 Supported Camera Sensors

Table 40 lists the known supported camera sensors at the time of publication.

Table 40. Supported Camera Sensors<sup>1</sup>

Vendor	Model
Conexant	CX11646, CX20490 <sup>2</sup> , CX20450 <sup>2</sup>
Agilant	HDCP-2010, ADCS-1021 <sup>2</sup> , ADCS-1021 <sup>2</sup>
Toshiba	TC90A70
ICMedia	ICM202A, ICM102 <sup>2</sup>
iMagic	IM8801
Transchip	TC5600, TC5600J, TC5640, TC5700, TC6000
Fujitsu	MB86S02A
Micron	MI-SOC-0133
Matsushita	MN39980
STMicro	W6411, W6500, W6501 <sup>2</sup> , W6600 <sup>2</sup> , W6552 <sup>2</sup> , STV0974 <sup>2</sup>
OmniVision	OV7620, OV6630
Sharp	LZ0P3714 (CCD)
Motorola	MC30300 (Python) <sup>2</sup> , SCM20014 <sup>2</sup> , SCM20114 <sup>2</sup> , SCM22114 <sup>2</sup> , SCM20027 <sup>2</sup>
National Semiconductor	LM9618 <sup>2</sup>

<sup>1</sup> Freescale Semiconductor does not recommend one supplier over another and in no way suggests that these are the only camera suppliers.

# 4.3.14.2 Functional Description

There are three timing modes supported by the IPU.

### 4.3.14.2.1 Pseudo BT.656 Video Mode

Smart camera sensors, which include imaging processing, usually support video mode transfer. They use an embedded timing syntax to replace the SENSB\_VSYNC and SENSB\_HSYNC signals. The timing syntax is defined by the BT.656 standard.

This operation mode follows the recommendations of ITU BT.656 specifications. The only control signal used is SENSB\_PIX\_CLK. Start-of-frame and active-line signals are embedded in the data stream. An active line starts with a SAV code and ends with a EAV code. In some cases, digital blanking is inserted in between EAV and SAV code. The CSI decodes and filters out the timing-coding from the data stream, thus recovering SENSB\_VSYNC and SENSB\_HSYNC signals for internal use.

i.MX31/i.MX31L Advance Information, Rev. 2.3

<sup>&</sup>lt;sup>2</sup> These sensors not validated at time of publication.

## 4.3.14.2.2 Gated Clock Mode

The SENSB\_VSYNC, SENSB\_HSYNC, and SENSB\_PIX\_CLK signals are used in this mode. See Figure 41.




Figure 41. Gated Clock Mode Timing Diagram

A frame starts with a rising edge on SENSB\_VSYNC (all the timings correspond to straight polarity of the corresponding signals). Then SENSB\_HSYNC goes to high and hold for the entire line. Pixel clock is valid as long as SENSB\_HSYNC is high. Data is latched at the rising edge of the valid pixel clocks. SENSB\_HSYNC goes to low at the end of line. Pixel clocks then become invalid and the CSI stops receiving data from the stream. For next line the SENSB\_HSYNC timing repeats. For next frame the SENSB\_VSYNC timing repeats.

#### 4.3.14.2.3 Non-Gated Clock Mode

The timing is the same as the gated-clock mode (described in Section 4.3.14.2.2, "Gated Clock Mode" on page 51), except for the SENSB\_HSYNC signal, which is not used. See Figure 42. All incoming pixel clocks are valid and will cause data to be latched into the input FIFO. The SENSB\_PIX\_CLK signal is inactive (states low) until valid data is going to be transmitted over the bus.




Figure 42. Non-Gated Clock Mode Timing Diagram

The timing described in Figure 42 is that of a Motorola sensor. Some other sensors may have a slightly different timing. The CSI can be programmed to support rising/falling-edge triggered SENSB\_VSYNC; active-high/low SENSB\_HSYNC; and rising/falling-edge triggered SENSB\_PIX\_CLK.

## 4.3.14.3 Electrical Characteristics

Figure 43 depicts the sensor interface timing, and Table 41 lists the timing parameters.




Figure 43. Sensor Interface Timing Diagram

**Table 41. Sensor Interface Timing Parameters** 

ID	Parameter	Symbol	Min.	Max.	Units
IP1	Sensor input clock frequency	Fmck	0.01	133	MHz
IP2	Data and control setup time	Tsu	5	_	ns
IP3	Data and control holdup time	Thd	3	_	ns
IP4	Sensor output (pixel) clock frequency	Fpck	0.01	133	MHz

# 4.3.15 IPU—Display Interfaces

52

# 4.3.15.1 Supported Display Components

Table 42 lists the known supported display components at the time of publication.

<b>Table 42. Supported Display Components</b>
---

Туре	Vendor	Model			
TFT displays (memory-less)	Sharp (HR-TFT Super Mobile LCD family)	LQ035Q7 DB02, LM019LC1Sxx			
	Samsung (QCIF and QVGA TFT modules for mobile phones)	LTS180S1-HF1, LTS180S3-HF1, LTS350Q1-PE1, LTS350Q1-PD1, LTS220Q1-HE1 <sup>2</sup>			
	Toshiba (LTM series)	LTM022P806 <sup>2</sup> , LTM04C380K <sup>2</sup> , LTM018A02A <sup>2</sup> , LTM020P332 <sup>2</sup> , LTM021P337 <sup>2</sup> , LTM019P334 <sup>2</sup> , LTM022A783 <sup>2</sup> , LTM022A05ZZ <sup>2</sup>			
	NEC	NL6448BC20-08E, NL8060BC31-27			
Display controllers	Epson	S1D15xxx series, S1D19xxx series, S1D13713, S1D13715			
	Solomon Systech	SSD1301 (OLED), SSD1828 (LDCD)			
	Hitachi	HD66766, HD66772			
	ATI	W2300			
Smart display modules	Epson	L1F10043 T <sup>2</sup> , L1F10044 T <sup>2</sup> , L1F10045 T <sup>2</sup> , L2D22002 <sup>2</sup> , L2D20014 <sup>2</sup> , L2F50032 <sup>2</sup> , L2D25001 T <sup>2</sup>			
	Hitachi	120 160 65K/4096 C-STN (#3284 LTD-1398-2) based on HD 66766 controller			
	Densitron Europe LTD	All displays with MPU 80/68K series interface and serial peripheral interface			
	Sharp	LM019LC1Sxx			
	Sony	ACX506AKM			
Digital video encoders	Analog Devices	ADV7174/7179			
(for TV)	Crystal (Cirrus Logic)	CS49xx series			
	Focus	FS453/4			

<sup>1</sup> Freescale Semiconductor does not recommend one supplier over another and in no way suggests that these are the only display component suppliers.

# 4.3.15.2 Synchronous Interfaces

## 4.3.15.2.1 Interface to Active Matrix TFT LCD Panels, Functional Description

Figure 44 depicts the LCD interface timing for a generic active matrix color TFT panel. In this figure signals are shown with negative polarity. The sequence of events for active matrix interface timing is:

- DISPB\_D3\_CLK latches data into the panel on its negative edge (when positive polarity is selected). In active mode, DISPB\_D3\_CLK runs continuously.
- DISPB D3 HSYNC causes the panel to start a new line.
- DISPB\_D3\_VSYNC causes the panel to start a new frame. It always encompasses at least one HSYNC pulse.

### i.MX31/i.MX31L Advance Information, Rev. 2.3

<sup>&</sup>lt;sup>2</sup> These display components not validated at time of publication.

• DISPB\_D3\_DRDY acts like an output enable signal to the CRT display. This output enables the data to be shifted onto the display. When disabled, the data is invalid and the trace is off.




Figure 44. Interface Timing Diagram for TFT (Active Matrix) Panels

# 4.3.15.2.2 Interface to Active Matrix TFT LCD Panels, Electrical Characteristics

Figure 45 depicts the horizontal timing (timing of one line), including both the horizontal sync pulse and the data. All figure parameters shown are programmable. The timing images correspond to inverse polarity of the DISPB\_D3\_CLK signal and active-low polarity of the DISPB\_D3\_HSYNC, DISPB\_D3\_VSYNC and DISPB\_D3\_DRDY signals.




Figure 45. TFT Panels Timing Diagram—Horizontal Sync Pulse

Figure 46 depicts the vertical timing (timing of one frame). All figure parameters shown are programmable.




Figure 46. TFT Panels Timing Diagram—Vertical Sync Pulse

Table 43 shows timing parameters of signals presented in Figure 45 and Figure 46.

Table 43. Synchronous Display Interface Timing Parameters—Pixel Level

ID	Parameter	Symbol	Value	Units
IP5	Display interface clock period	Tdicp	Tdicp <sup>1</sup>	ns
IP6	Display pixel clock period	Tdpcp	(DISP3_IF_CLK_CNT_D+1) * Tdicp	ns
IP7	Screen width	Tsw	(SCREEN_WIDTH+1) * Tdpcp	ns
IP8	HSYNC width	Thsw	(H_SYNC_WIDTH+1) * Tdpcp	ns
IP9	Horizontal blank interval 1	Thbi1	BGXP * Tdpcp	ns
IP10	Horizontal blank interval 2	Thbi2	(SCREEN_WIDTH - BGXP - FW) * Tdpcp	ns
IP11	HSYNC delay	Thsd	H_SYNC_DELAY * Tdpcp	ns
IP12	Screen height	Tsh	(SCREEN_HEIGHT+1) * Tsw	ns
IP13	VSYNC width	Tvsw	if V_SYNC_WIDTH_L = 0 than (V_SYNC_WIDTH+1) * Tdpcp else (V_SYNC_WIDTH+1) * Tsw	ns
IP14	Vertical blank interval 1	Tvbi1	BGYP * Tsw	ns
IP15	Vertical blank interval 2	Tvbi2	(SCREEN_HEIGHT - BGYP - FH) * Tsw	ns

<sup>1</sup> Display interface clock period immediate value.

$$Tdicp = \begin{cases} T_{\mbox{HSP\_CLK}} \cdot \frac{\mbox{DISP3 IF CLK PER WR}}{\mbox{HSP\_CLK PERIOD}}, & \mbox{for integer} \quad \frac{\mbox{DISP3 IF CLK PER WR}}{\mbox{HSP\_CLK PERIOD}} \\ T_{\mbox{HSP\_CLK}} \cdot \left( \mbox{floor} \left[ \frac{\mbox{DISP3 IF CLK PER WR}}{\mbox{HSP\_CLK PERIOD}} \right] + 0.5 \pm 0.5 \right), & \mbox{for fractional} \quad \frac{\mbox{DISP3 IF CLK PER WR}}{\mbox{HSP\_CLK PERIOD}} \end{cases}$$

Display interface clock period average value.

$$\overline{T}$$
dicp =  $T_{HSP\_CLK} \cdot \frac{DISP3 \text{ IF } CLK \text{ PER } WR}{HSP\_CLK\_PERIOD}$ 

i.MX31/i.MX31L Advance Information, Rev. 2.3

## **NOTE**

HSP\_CLK is the High-Speed Port Clock, which is the input to the Image Processing Unit (IPU). Its frequency is controlled by the Clock Control Module (CCM) settings. The HSP\_CLK frequency must be greater than or equal to the AHB clock frequency.

The SCREEN\_WIDTH, SCREEN\_HEIGHT, H\_SYNC\_WIDTH, V\_SYNC\_WIDTH, BGXP, BGYP and V\_SYNC\_WIDTH\_L parameters are programmed via the SDC\_HOR\_CONF, SDC\_VER\_CONF, SDC\_BG\_POS Registers. The FW and FH parameters are programmed for the corresponding DMA channel. The DISP3\_IF\_CLK\_PER\_WR, HSP\_CLK\_PERIOD and DISP3\_IF\_CLK\_CNT\_D parameters are programmed via the DI\_DISP3\_TIME\_CONF, DI\_HSP\_CLK\_PER and DI\_DISP\_ACC\_CC Registers.

Figure 47 depicts the synchronous display interface timing for access level, and Table 44 lists the timing parameters. The DISP3\_IF\_CLK\_DOWN\_WR and DISP3\_IF\_CLK\_UP\_WR parameters are set via the DI\_DISP3\_TIME\_CONF Register.




Figure 47. Synchronous Display Interface Timing Diagram—Access Level

Table 44. Synchronous Display Interface Timing Parameters—Access Level

ID	Parameter	Symbol	Min	Typ <sup>1</sup>	Max	Units
IP16	Display interface clock low time	Tckl	Tdicd-Tdicu-1.5	Tdicd <sup>2</sup> -Tdicu <sup>3</sup>	Tdicd-Tdicu+1.5	ns
IP17	Display interface clock high time	Tckh	Tdicp-Tdicd+Tdicu-1.5	Tdicp-Tdicd+Tdicu	Tdicp-Tdicd+Tdicu+1.5	ns
IP18	Data setup time	Tdsu	Tdicd-3.5	Tdicu	_	ns
IP19	Data holdup time	Tdhd	Tdicp-Tdicd-3.5	Tdicp-Tdicu	_	ns
IP20	Control signals setup time to display interface clock	Tcsu	Tdicd-3.5	Tdicu	-	ns

The exact conditions have not been finalized, but will likely match the current customer requirement for their specific display. These conditions may be device specific.

$$Tdicd = \frac{1}{2}T_{\text{HSP\_CLK}} \cdot ceil \left[ \frac{2 \cdot \text{DISP3\_IF\_CLK\_DOWN\_WR}}{\text{HSP\_CLK\_PERIOD}} \right]$$

<sup>&</sup>lt;sup>2</sup> Display interface clock down time


<sup>3</sup> Display interface clock up time

$$Tdicu = \frac{1}{2}T_{\mbox{HSP\_CLK}} \cdot ceil \left[ \frac{2 \cdot \mbox{DISP3\_IF\_CLK\_UP\_WR}}{\mbox{HSP\_CLK\_PERIOD}} \right]$$

where CEIL(X) rounds the elements of X to the nearest integers towards infinity.

# 4.3.15.3 Interface to Sharp HR-TFT Panels

Figure 48 depicts the Sharp HR-TFT panel interface timing, and Table 45 lists the timing parameters. The CLS\_RISE\_DELAY, CLS\_FALL\_DELAY, PS\_FALL\_DELAY, PS\_RISE\_DELAY, REV\_TOGGLE\_DELAY parameters are defined in the SDC\_SHARP\_CONF\_1 and SDC\_SHARP\_CONF\_2 registers. For other Sharp interface timing characteristics, refer to Section 4.3.15.2.2, "Interface to Active Matrix TFT LCD Panels, Electrical Characteristics" on page 54. The timing images correspond to straight polarity of the Sharp signals.



Example is drawn with FW+1=320 pixel/line, FH+1=240 lines. SPL pulse width is fixed and aligned to the first data of the line. REV toggles every HSYNC period.

Figure 48. Sharp HR-TFT Panel Interface Timing Diagram—Pixel Level

Table 45. Sharp Synchronous Display Interface Timing Parameters—Pixel Level

ID	Parameter	Symbol	Value	Units
IP21	SPL rise time	Tsplr	(BGXP - 1) * Tdpcp	ns
IP22	CLS rise time	Tclsr	CLS_RISE_DELAY * Tdpcp	ns
IP23	CLS fall time	Tclsf	CLS_FALL_DELAY * Tdpcp	ns
IP24	CLS rise and PS fall time	Tpsf	PS_FALL_DELAY * Tdpcp	ns
IP25	PS rise time	Tpsr	PS_RISE_DELAY * Tdpcp	ns
IP26	REV toggle time	Trev	REV_TOGGLE_DELAY * Tdpcp	ns

# 4.3.15.4 Synchronous Interface to Dual-Port Smart Displays

Functionality and electrical characteristics of the synchronous interface to dual-port smart displays are identical to parameters of the synchronous interface. See Section 4.3.15.2.2, "Interface to Active Matrix TFT LCD Panels, Electrical Characteristics" on page 54.

# 4.3.15.4.1 Interface to a TV Encoder, Functional Description

The interface has an 8-bit data bus, transferring a single 8-bit value (Y/U/V) in each cycle. The bits D7–D0 of the value are mapped to bits LD17–LD10 of the data bus, respectively. Figure 49 depicts the interface timing,

- The frequency of the clock DISPB\_D3\_CLK is 27 MHz (within 10%).
- The DISPB D3 HSYNC, DISPB D3 VSYNC and DISPB D3 DRDY signals are active low.
- The transition to the next row is marked by the negative edge of the DISPB\_D3\_HSYNC signal. It remains low for a single clock cycle.
- The transition to the next field/frame is marked by the negative edge of the DISPB\_D3\_VSYNC signal. It remains low for at least one clock cycle.
  - At a transition to an odd field (of the next frame), the negative edges of DISPB\_D3\_VSYNC and DISPB\_D3\_HSYNC coincide.
  - At a transition to an even field (of the same frame), they do not coincide.
- The active intervals—during which data is transferred—are marked by the DISPB\_D3\_HSYNC signal being high.




Figure 49. TV Encoder Interface Timing Diagram

i.MX31/i.MX31L Advance Information, Rev. 2.3

## 4.3.15.4.2 Interface to a TV Encoder, Electrical Characteristics

The timing characteristics of the TV encoder interface are identical to the synchronous display characteristics. See Section 4.3.15.2.2, "Interface to Active Matrix TFT LCD Panels, Electrical Characteristics" on page 54.

# 4.3.15.5 Asynchronous Interfaces

# 4.3.15.5.1 Parallel Interfaces, Functional Description

The IPU supports the following asynchronous parallel interfaces:


- System 80 interface
  - Type 1 (sampling with the chip select signal) with and without byte enable signals.
  - Type 2 (sampling with the read and write signals) with and without byte enable signals.
- System 68k interface
  - Type 1 (sampling with the chip select signal) with or without byte enable signals.
  - Type 2 (sampling with the read and write signals) with or without byte enable signals.

For each of four system interfaces, there are three burst modes:

- 1. Burst mode without a separate clock. The burst length is defined by the corresponding parameters of the IDMAC (when data is transferred from the system memory) of by the HBURST signal (when the MCU directly accesses the display via the slave AHB bus). For system 80 and system 68k type 1 interfaces, data is sampled by the CS signal and other control signals changes only when transfer direction is changed during the burst. For type 2 interfaces, data is sampled by the WR/RD signals (system 80) or by the ENABLE signal (system 68k) and the CS signal stays active during the whole burst.
- 2. Burst mode with the separate clock DISPB\_BCLK. In this mode, data is sampled with the DISPB\_BCLK clock. The CS signal stays active during whole burst transfer. Other controls are changed simultaneously with data when the bus state (read, write or wait) is altered. The CS signals and other controls move to non-active state after burst has been completed.
- 3. Single access mode. In this mode, slave AHB and DMA burst are broken to single accesses. The data is sampled with CS or other controls according the interface type as described above. All controls (including CS) become non-active for one display interface clock after each access. This mode corresponds to the ATI single access mode.

Both system 80 and system 68k interfaces are supported for all described modes as depicted in Figure 50, Figure 51, Figure 52, and Figure 53. These timing images correspond to active-low DISPB\_D#\_CS, DISPB\_D#\_WR and DISPB\_D#\_RD signals.

Additionally, the IPU allows a programmable pause between two burst. The pause is defined in the HSP\_CLK cycles. It allows to avoid timing violation between two sequential bursts or two accesses to different displays. The range of this pause is from 4 to 19 HSP\_CLK cycles.



Single access mode (all control signals are not active for one display interface clock after each display access)

Figure 50. Asynchronous Parallel System 80 Interface (Type 1) Burst Mode Timing Diagram






Figure 51. Asynchronous Parallel System 80 Interface (Type 2) Burst Mode Timing Diagram



Single access mode (all control signals are not active for one display interface clock after each display access)

Figure 52. Asynchronous Parallel System 68k Interface (Type 1) Burst Mode Timing Diagram



Single access mode (all control signals are not active for one display interface clock after each display access)

Figure 53. Asynchronous Parallel System 68k Interface (Type 2) Burst Mode Timing Diagram

Display read operation can be performed with wait states when each read access takes up to 4 display interface clock cycles according to the DISP0\_RD\_WAIT\_ST parameter in the DI\_DISP0\_TIME\_CONF\_3, DI\_DISP1\_TIME\_CONF\_3, DI\_DISP2\_TIME\_CONF\_3 Registers. Figure 54 shows timing of the parallel interface with read wait states.

i.MX31/i.MX31L Advance Information, Rev. 2.3



### **READ OPERATION**




Figure 54. Parallel Interface Timing Diagram—Read Wait States

# 4.3.15.5.2 Parallel Interfaces, Electrical Characteristics

Figure 55, Figure 57, Figure 56, and Figure 58 depict timing of asynchronous parallel interfaces based on the system 80 and system 68k interfaces. Table 46 lists the timing parameters at display access level. All timing images are based on active low control signals (signals polarity is controlled via the DI\_DISP\_SIG\_POL Register).




Figure 55. Asynchronous Parallel System 80 Interface (Type 1) Timing Diagram




Figure 56. Asynchronous Parallel System 80 Interface (Type 2) Timing Diagram




Figure 57. Asynchronous Parallel System 68k Interface (Type 1) Timing Diagram




Figure 58. Asynchronous Parallel System 68k Interface (Type 2) Timing Diagram

Table 46. Asynchronous Parallel Interface Timing Parameters—Access Level

ID	Parameter	Symbol	Min.	Typ. <sup>1</sup>	Max.	Units
IP27	Read system cycle time	Tcycr	Tdicpr-1.5	Tdicpr <sup>2</sup>	Tdicpr+1.5	ns
IP28	Write system cycle time	Tcycw	Tdicpw-1.5	Tdicpw <sup>3</sup>	Tdicpw+1.5	ns
IP29	Read low pulse width	Trl	Tdicdr-Tdicur-1.5	Tdicdr <sup>4</sup> -Tdicur <sup>5</sup>	Tdicdr-Tdicur+1.5	ns
IP30	Read high pulse width	Trh	Tdicpr-Tdicdr+Tdicur-1.5	Tdicpr-Tdicdr+ Tdicur	Tdicpr-Tdicdr+Tdicur+1.5	ns
IP31	Write low pulse width	Twl	Tdicdw-Tdicuw-1.5	Tdicdw <sup>6</sup> -Tdicuw <sup>7</sup>	Tdicdw-Tdicuw+1.5	ns
IP32	Write high pulse width	Twh	Tdicpw-Tdicdw+ Tdicuw-1.5	Tdicpw-Tdicdw+ Tdicuw	Tdicpw-Tdicdw+ Tdicuw+1.5	ns
IP33	Controls setup time for read	Tdcsr	Tdicur-1.5	Tdicur	_	ns
IP34	Controls hold time for read	Tdchr	Tdicpr-Tdicdr-1.5	Tdicpr-Tdicdr	_	ns
IP35	Controls setup time for write	Tdcsw	Tdicuw-1.5	Tdicuw	_	ns

### i.MX31/i.MX31L Advance Information, Rev. 2.3

Table 46. Asynchronous Parallel Interface Timing Parameters—Access Level (continued)

ID	Parameter	Symbol	Min.	Typ. <sup>1</sup>	Max.	Units
IP36	Controls hold time for write	Tdchw	Tdicpw-Tdicdw-1.5	Tdicpw-Tdicdw	-	ns
IP37	Slave device data delay <sup>8</sup>	Tracc	0	_	Tdrp <sup>9</sup> -Tlbd <sup>10</sup> -Tdicur-1.5	ns
IP38	Slave device data hold time <sup>8</sup>	Troh	Tdrp-Tlbd-Tdicdr+1.5	_	Tdicpr-Tdicdr-1.5	ns
IP39	Write data setup time	Tds	Tdicdw-1.5	Tdicdw	-	ns
IP40	Write data hold time	Tdh	Tdicpw-Tdicdw-1.5	Tdicpw-Tdicdw	_	ns
IP41	Read period <sup>2</sup>	Tdicpr	Tdicpr-1.5	Tdicpr	Tdicpr+1.5	ns
IP42	Write period <sup>3</sup>	Tdicpw	Tdicpw-1.5	Tdicpw	Tdicpw+1.5	ns
IP43	Read down time <sup>4</sup>	Tdicdr	Tdicdr-1.5	Tdicdr	Tdicdr+1.5	ns
IP44	Read up time <sup>5</sup>	Tdicur	Tdicur-1.5	Tdicur	Tdicur+1.5	ns
IP45	Write down time <sup>6</sup>	Tdicdw	Tdicdw-1.5	Tdicdw	Tdicdw+1.5	ns
IP46	Write up time <sup>7</sup>	Tdicuw	Tdicuw-1.5	Tdicuw	Tdicuw+1.5	ns
IP47	Read time point <sup>9</sup>	Tdrp	Tdrp-1.5	Tdrp	Tdrp+1.5	ns

<sup>&</sup>lt;sup>1</sup>The exact conditions have not been finalized, but will likely match the current customer requirement for their specific display. These conditions may be device specific.

$$Tdicpr = T_{\begin{subarray}{c} HSP\_CLK \\ \end{subarray}} \cdot ceil \begin{subarray}{c} \hline \frac{DISP\#\ IF\ CLK\ PER\ RD}{HSP\_CLK\ PERIOD} \begin{subarray}{c} \end{bmatrix}$$

$$\begin{array}{l} \textbf{3} \quad \text{Display interface clock period value for write:} \\ \textbf{Tdicpw} = \textbf{T}_{HSP\_CLK} \cdot \text{ceil} \Big[ \frac{\text{DISP\# IF CLK\_PER_WR}}{\text{HSP\_CLK\_PERIOD}} \Big] \end{array}$$

<sup>4</sup> Display interface clock down time for read:

$$Tdicdr = \frac{1}{2}T_{\mbox{HSP\_CLK}} \cdot ceil \left[ \frac{2 \cdot \mbox{DISP\# IF CLK\_DOWN\_RD}}{\mbox{HSP\_CLK\_PERIOD}} \right]$$

<sup>5</sup> Display interface clock up time for read:

$$Tdicur = \frac{1}{2}T_{HSP\_CLK} \cdot ceil \left[ \frac{2 \cdot DISP\# IF CLK \ UP \ RD}{HSP\_CLK\_PERIOD} \right]$$

$$\label{eq:Display interface clock down time for write:} \begin{split} &\text{Tdicdw} = \frac{1}{2} \text{T}_{\mbox{HSP\_CLK}} \cdot \mbox{ceil} \Big[ \frac{2 \cdot \mbox{DISP\# IF CLK DOWN WR}}{\mbox{HSP\_CLK\_PERIOD}} \Big] \end{split}$$

Display interface clock up time for write:

$$Tdicuw = \frac{1}{2}T_{\mbox{HSP\_CLK}} \cdot ceil \left[ \frac{2 \cdot \mbox{DISP\# IF CLK\_UP\_WR}}{\mbox{HSP\_CLK\_PERIOD}} \right]$$

- <sup>8</sup> This parameter is a requirement to the display connected to the IPU
- 9 Data read point

$$Tdrp = T_{HSP\_CLK} \cdot ceil \left[ \frac{DISP\#\_READ\_EN}{HSP\_CLK} \cdot PERIOD \right]$$

<sup>&</sup>lt;sup>2</sup> Display interface clock period value for read:

<sup>&</sup>lt;sup>10</sup> Loopback delay Tlbd is the cumulative propagation delay of read controls and read data. It includes an IPU output delay, a device-level output delay, board delays, a device-level input delay, an IPU input delay. This value is device specific.

The DISP#\_IF\_CLK\_PER\_WR, DISP#\_IF\_CLK\_PER\_RD, HSP\_CLK\_PERIOD, DISP#\_IF\_CLK\_DOWN\_WR, DISP#\_IF\_CLK\_UP\_WR, DISP#\_IF\_CLK\_DOWN\_RD, DISP#\_IF\_CLK\_UP\_RD and DISP#\_READ\_EN parameters are programmed via the DI DISP#\_TIME\_CONF\_1, DI DISP#\_TIME\_CONF\_2 and DI HSP\_CLK\_PER\_REGISTERS.

# 4.3.15.5.3 Serial Interfaces, Functional Description

The IPU supports the following types of asynchronous serial interfaces:

- 3-wire (with bidirectional data line)
- 4-wire (with separate data input and output lines)
- 5-wire type 1 (with sampling RS by the serial clock)
- 5-wire type 2 (with sampling RS by the chip select signal)

Figure 59 depicts timing of the 3-wire serial interface. The timing images correspond to active-low DISPB D# CS signal and the straight polarity of the DISPB SD D CLK signal.

For this interface, a bidirectional data line is used outside the device. The IPU still uses separate input and output data lines (IPP\_IND\_DISPB\_SD\_D and IPP\_DO\_DISPB\_SD\_D). The I/O mux should provide joining the internal data lines to the bidirectional external line according to the IPP\_OBE\_DISPB\_SD\_D signal provided by the IPU.

Each data transfer can be preceded by an optional preamble with programmable length and contents. The preamble is followed by read/write (RW) and address (RS) bits. The order of the these bits is programmable. The RW bit can be disabled. The following data can consist of one word or of a whole burst. The interface parameters are controlled by the DI\_SER\_DISP1\_CONF and DI\_SER\_DISP2\_CONF Registers.





Figure 59. 3-wire Serial Interface Timing Diagram

Figure 60 depicts timing of the 4-wire serial interface. For this interface, there are separate input and output data lines both inside and outside the device.






Figure 60. 4-wire Serial Interface Timing Diagram

Figure 61 depicts timing of the 5-wire serial interface (Type 1). For this interface, a separate RS line is added. When a burst is transmitted within single active chip select interval, the RS can be changed at boundaries of words.




Figure 61. 5-wire Serial Interface (Type 1) Timing Diagram

Figure 62 depicts timing of the 5-wire serial interface (Type 2). For this interface, a separate RS line is added. When a burst is transmitted within single active chip select interval, the RS can be changed at boundaries of words.




Figure 62. 5-wire Serial Interface (Type 2) Timing Diagram

## 4.3.15.5.4 Serial Interfaces, Electrical Characteristics

Figure 63 depicts timing of the serial interface. Table 47 lists the timing parameters at display access level.




Figure 63. Asynchronous Serial Interface Timing Diagram

Table 47. Asynchronous Serial Interface Timing Parameters—Access Level

ID	Parameter	Symbol	Min.	Typ. <sup>1</sup>	Max.	Units
IP48	Read system cycle time	Tcycr	Tdicpr-1.5	Tdicpr <sup>2</sup>	Tdicpr+1.5	ns
IP49	Write system cycle time	Tcycw	Tdicpw-1.5	Tdicpw <sup>3</sup>	Tdicpw+1.5	ns
IP50	Read clock low pulse width	Trl	Tdicdr-Tdicur-1.5	Tdicdr <sup>4</sup> -Tdicur <sup>5</sup>	Tdicdr-Tdicur+1.5	ns
IP51	Read clock high pulse width	Trh	Tdicpr-Tdicdr+Tdicur-1.5	Tdicpr-Tdicdr+ Tdicur	Tdicpr-Tdicdr+Tdicur+1.5	ns
IP52	Write clock low pulse width	Twl	Tdicdw-Tdicuw-1.5	Tdicdw <sup>6</sup> -Tdicuw <sup>7</sup>	Tdicdw-Tdicuw+1.5	ns
IP53	Write clock high pulse width	Twh	Tdicpw-Tdicdw+ Tdicuw-1.5	Tdicpw-Tdicdw+ Tdicuw	Tdicpw-Tdicdw+ Tdicuw+1.5	ns
IP54	Controls setup time for read	Tdcsr	Tdicur-1.5	Tdicur	_	ns
IP55	Controls hold time for read	Tdchr	Tdicpr-Tdicdr-1.5	Tdicpr-Tdicdr	_	ns

### i.MX31/i.MX31L Advance Information, Rev. 2.3

Table 47. Asynchronous Serial Interface Timing Parameters—Access Level (continued)

ID	Parameter	Symbol	Min.	Typ. <sup>1</sup>	Max.	Units
IP56	Controls setup time for write	Tdcsw	Tdicuw-1.5	Tdicuw	-	ns
IP57	Controls hold time for write	Tdchw	Tdicpw-Tdicdw-1.5	Tdicpw-Tdicdw	_	ns
IP58	Slave device data delay <sup>8</sup>	Tracc	0	-	Tdrp <sup>9</sup> -Tlbd <sup>10</sup> -Tdicur-1.5	ns
IP59	Slave device data hold time <sup>8</sup>	Troh	Tdrp-Tlbd-Tdicdr+1.5	-	Tdicpr-Tdicdr-1.5	ns
IP60	Write data setup time	Tds	Tdicdw-1.5	Tdicdw	_	ns
IP61	Write data hold time	Tdh	Tdicpw-Tdicdw-1.5	Tdicpw-Tdicdw	_	ns
IP62	Read period <sup>2</sup>	Tdicpr	Tdicpr-1.5	Tdicpr	Tdicpr+1.5	ns
IP63	Write period <sup>3</sup>	Tdicpw	Tdicpw-1.5	Tdicpw	Tdicpw+1.5	ns
IP64	Read down time <sup>4</sup>	Tdicdr	Tdicdr-1.5	Tdicdr	Tdicdr+1.5	ns
IP65	Read up time <sup>5</sup>	Tdicur	Tdicur-1.5	Tdicur	Tdicur+1.5	ns
IP66	Write down time <sup>6</sup>	Tdicdw	Tdicdw-1.5	Tdicdw	Tdicdw+1.5	ns
IP67	Write up time <sup>7</sup>	Tdicuw	Tdicuw-1.5	Tdicuw	Tdicuw+1.5	ns
IP68	Read time point <sup>9</sup>	Tdrp	Tdrp-1.5	Tdrp	Tdrp+1.5	ns

The exact conditions have not been finalized, but will likely match the current customer requirement for their specific display. These conditions may be device specific.

<sup>2</sup> Display interface clock period value for read:

$$Tdicpr = T_{HSP\_CLK} \cdot ceil \left[ \frac{DISP\#\_IF\_CLK\_PER\_RD}{HSP\_CLK\_PERIOD} \right]$$

<sup>3</sup> Display interface clock period value for write:

$$Tdicpw = T_{\color{BSP\_CLK}} \cdot ceil \left[ \frac{\color{DISP\#\_IF\_CLK\_PER\_WR}}{\color{BSP\_CLK\_PERIOD}} \right]$$

<sup>4</sup> Display interface clock down time for read:

$$Tdicdr = \frac{1}{2}T_{\mbox{HSP\_CLK}} \cdot ceil \left[ \frac{2 \cdot \mbox{DISP\# IF CLK\_DOWN\_RD}}{\mbox{HSP\_CLK\_PERIOD}} \right]$$

<sup>5</sup> Display interface clock up time for read:

$$Tdicur = \frac{1}{2}T_{\mbox{HSP\_CLK}} \cdot ceil \left[ \frac{2 \cdot \mbox{DISP\# IF CLK UP RD}}{\mbox{HSP\_CLK\_PERIOD}} \right]$$

<sup>6</sup> Display interface clock down time for write:

$$Tdicdw = \frac{1}{2}T_{HSP\_CLK} \cdot ceil \left[ \frac{2 \cdot DISP\# IF CLK DOWN WR}{HSP CLK PERIOD} \right]$$

Display interface clock up time for write:

$$Tdicuw = \frac{1}{2}T_{\mbox{HSP\_CLK}} \cdot ceil \bigg[ \frac{2 \cdot \mbox{DISP\# IF\_CLK\_UP\_WR}}{\mbox{HSP\_CLK\_PERIOD}} \bigg]$$

- <sup>8</sup> This parameter is a requirement to the display connected to the IPU.
- <sup>9</sup> Data read point:

$$Tdrp = T_{HSP\_CLK} \cdot ceil \left[ \frac{DISP\# READ EN}{HSP CLK PERIOD} \right]$$

10 Loopback delay Tlbd is the cumulative propagation delay of read controls and read data. It includes an IPU output delay, a device-level output delay, board delays, a device-level input delay, an IPU input delay. This value is device specific.

i.MX31/i.MX31L Advance Information, Rev. 2.3

The DISP#\_IF\_CLK\_PER\_WR, DISP#\_IF\_CLK\_PER\_RD, HSP\_CLK\_PERIOD, DISP#\_IF\_CLK\_DOWN\_WR, DISP#\_IF\_CLK\_UP\_WR, DISP#\_IF\_CLK\_DOWN\_RD, DISP#\_IF\_CLK\_UP\_RD and DISP#\_READ\_EN parameters are programmed via the DI DISP#\_TIME\_CONF\_1, DI DISP#\_TIME\_CONF\_2 and DI HSP\_CLK\_PER\_REGISTERS.

## 4.3.16 Memory Stick Host Controller (MSHC)

Figure 64, Figure 65, and Figure 66 depict the MSHC timings, and Table 48 and Table 49 list the timing parameters.




Figure 65. Transfer Operation Timing Diagram (Serial)




Figure 66. Transfer Operation Timing Diagram (Parallel)

### **NOTE**

The Memory Stick Host Controller is designed to meet the timing requirements per Sony's *Memory Stick Pro Format Specifications* document. Tables in this section details the specifications requirements for parallel and serial modes, and not the i.MX31/i.MX31L timing.

Table 48. Serial Interface Timing Parameters<sup>1</sup>

Signal	Parameter	Cumbal	Standards		Unit
Signal	Parameter	Symbol	Min.	Max.	Offic
	Cycle	tSCLKc	50	_	ns
	H pulse length	tSCLKwh	15	_	ns
MSHC_SCLK	L pulse length	tSCLKwl	15	_	ns
	Rise time	tSCLKr	-	10	ns
	Fall time	tSCLKf	-	10	ns
MSHC_BS	Setup time	tBSsu	5	_	ns
MSHC_B3	Hold time	tBSh	5	_	ns
	Setup time	tDsu	5	_	ns
MSHC_DATA	Hold time	tDh	5	_	ns
	Output delay time	tDd	_	15	ns

Timing is guaranteed for NVCC from 2.7 through 3.1 V and up to a maximum overdrive NVCC of 3.3 V. See NVCC restrictions described in Table 7, "Operating Ranges," on page 12.

i.MX31/i.MX31L Advance Information, Rev. 2.3

Table 49. Parallel Interface Timing Parameters<sup>1</sup>

Signal	Parameter	Symbol	Standards		Unit
Signal	Parameter	Symbol	Min	Max	Oille
	Cycle	tSCLKc	25	_	ns
	H pulse length	tSCLKwh	5	-	ns
MSHC_SCLK	L pulse length	tSCLKwl	5	-	ns
	Rise time	tSCLKr	_	10	ns
	Fall time	tSCLKf	_	10	ns
MSHC_BS	Setup time	tBSsu	8	_	ns
WOI IO_BO	Hold time	tBSh	1	-	ns
	Setup time	tDsu	8	_	ns
MSHC_DATA	Hold time	tDh	1	_	ns
	Output delay time	tDd	_	15	ns

<sup>&</sup>lt;sup>1</sup> Timing is guaranteed for NVCC from 2.7 through 3.1 V and up to a maximum overdrive NVCC of 3.3 V. See NVCC restrictions described in Table 7, "Operating Ranges," on page 12.

# 4.3.17 Personal Computer Memory Card International Association (PCMCIA)

Figure 67 and Figure 68 depict the timings pertaining to the PCMCIA module, each of which is an example of one clock of strobe set-up time and one clock of strobe hold time. Table 50 lists the timing parameters.




Figure 67. Write Accesses Timing Diagram—PSHT=1, PSST=1




Figure 68. Read Accesses Timing Diagram—PSHT=1, PSST=1

**Table 50. PCMCIA Write and Read Timing Parameters** 

Symbol	Parameter	Min	Max	Unit
PSHT	PCMCIA strobe hold time	0	63	clock
PSST	PCMCIA strobe set up time	1	63	clock
PSL	PCMCIA strobe length	1	128	clock

## 4.3.18 PWM Electrical Specifications

This section describes the electrical information of the PWM. The PWM can be programmed to select one of three clock signals as its source frequency. The selected clock signal is passed through a prescaler before being input to the counter. The output is available at the pulse-width modulator output (PWMO) external pin.

### 4.3.18.1 **PWM Timing**

Figure 69 depicts the timing of the PWM, and Table 51 lists the PWM timing characteristics.




Figure 69. PWM Timing

**Table 51. PWM Output Timing Parameters** 

ID	Parameter	Min	Max	Unit
1	System CLK frequency <sup>1</sup>	0	ipg_clk	MHz
2a	Clock high time	12.29	_	ns
2b	Clock low time	9.91	_	ns
3a	Clock fall time	_	0.5	ns
3b	Clock rise time	_	0.5	ns
4a	Output delay time	_	9.37	ns
4b	Output setup time	8.71	-	ns

<sup>&</sup>lt;sup>1</sup> CL of PWMO = 30 pF

## 4.3.19 SDHC Electrical Specifications

This section describes the electrical information of the SDHC.

## 4.3.19.1 SDHC Timing

Figure 70 depicts the timings of the SDHC, and Table 52 lists the timing parameters.




Figure 70. SDHC Timing Diagram

**Table 52. SDHC Interface Timing Parameters** 

ID	Parameter	Symbol	Min	Max	Unit
Card Inpu	ut Clock		•		
SD1	Clock Frequency (Low Speed)	f <sub>PP</sub> <sup>1</sup>	0	400	kHz
	Clock Frequency (SD/SDIO Full Speed)	f <sub>PP</sub> <sup>2</sup>	0	25	MHz
	Clock Frequency (MMC Full Speed)	f <sub>PP</sub> <sup>3</sup>	0	20	MHz
	Clock Frequency (Identification Mode)	f <sub>OD</sub> <sup>4</sup>	100	400	kHz
SD2	Clock Low Time	t <sub>WL</sub>	10	-	ns
SD3	Clock High Time	t <sub>WH</sub>	10	_	ns
SD4	Clock Rise Time	t <sub>TLH</sub>	_	10	ns
SD5	Clock Fall Time	t <sub>THL</sub>	_	10	ns
SDHC ou	tput / Card inputs CMD, DAT (Reference to CLK)				
SD6	SDHC output delay	t <sub>ODL</sub>	-6.5	3	ns
SDHC in	out / Card outputs CMD, DAT (Reference to CLK)				
SD7	SDHC input setup	t <sub>IS</sub>	_	18.5	ns
SD8	SDHC input hold	t <sub>IH</sub>	_	-11.5	ns

 $<sup>^{1}\,</sup>$  In low speed mode, card clock must be lower than 400 kHz, voltage ranges from 2.7 to 3.3 V.

## 4.3.20 SIM Electrical Specifications

Each SIM card interface consist of a total of 12 pins (for 2 separate ports of 6 pins each. Mostly one port with 5 pins is used).

i.MX31/i.MX31L Advance Information, Rev. 2.3

 $<sup>^{2}</sup>$  In normal data transfer mode for SD/SDIO card, clock frequency can be any value between 0 – 25 MHz.

 $<sup>^{3}</sup>$  In normal data transfer mode for MMC card, clock frequency can be any value between 0 – 20 MHz.

 $<sup>^4</sup>$  In card identification mode, card clock must be 100 kHz  $\sim$  400 kHz, voltage ranges from 2.7 to 3.3 V.

The interface is meant to be used with synchronous SIM cards. This means that the SIM module provides a clock for the SIM card to use. The frequency of this clock is normally 372 times the data rate on the TX/RX pins, however SIM module can work with CLK equal to 16 times the data rate on TX/RX pins.

There is no timing relationship between the clock and the data. The clock that the SIM module provides to the aim card will be used by the SIM card to recover the clock from the data much like a standard UART. All six (or 5 in case bi directional TXRX is used) of the pins for each half of the SIM module are asynchronous to each other.

There are no required timing relationships between the signals in normal mode, but there are some in two specific cases: reset and power down sequences.

## 4.3.20.1 General Timing Requirements

Figure 71 shows the timing of the SIM module, and Figure 53 lists the timing parameters.




Figure 71. SIM Clock Timing Diagram

Table 53. SIM Timing Specification—High Drive Strength

Num	Description	Symbol	Min	Max	Unit
1	SIM Clock Frequency (CLK) <sup>1</sup>	S <sub>freq</sub>	0.01	5 (Some new cards may reach 10)	MHz
2	SIM CLK Rise Time <sup>2</sup>	S <sub>rise</sub>	_	20	ns
3	SIM CLK Fall Time <sup>3</sup>	S <sub>fall</sub>	_	20	ns
4	SIM Input Transition Time (RX, SIMPD)	S <sub>trans</sub>	-	25	ns

<sup>1 50%</sup> duty cycle clock

## 4.3.20.2 Reset Sequence

### 4.3.20.2.1 Cards with Internal Reset

The sequence of reset for this kind of SIM Cards is as follows (see Figure 72):

- After powerup, the clock signal is enabled on SGCLK (time T0)
- After 200 clock cycles, RX must be high.
- The card must send a response on RX acknowledging the reset between 400 and 40000 clock cycles after T0.

i.MX31/i.MX31L Advance Information, Rev. 2.3

 $<sup>^2</sup>$  With C = 50pF

 $<sup>^3</sup>$  With C = 50pF




Figure 72. Internal-Reset Card Reset Sequence

### 4.3.20.2.2 Cards with Active Low Reset

The sequence of reset for this kind of card is as follows (see Figure 73):

- 1. After powerup, the clock signal is enabled on CLK (time T0)
- 2. After 200 clock cycles, RX must be high.
- 3. RST must remain Low for at least 40000 clock cycles after T0 (no response is to be received on RX during those 40000 clock cycles)
- 4. RST is set High (time T1)
- 5. RST must remain High for at least 40000 clock cycles after T1 and a response must be received on RX between 400 and 40000 clock cycles after T1.




Figure 73. Active-Low-Reset Card Reset Sequence

i.MX31/i.MX31L Advance Information, Rev. 2.3

### 4.3.20.3 Power Down Sequence

Power down sequence for SIM interface is as follows:

- 1. SIMPD port detects the removal of the SIM Card
- 2. RST goes Low
- 3. CLK goes Low
- 4. TX goes Low
- 5. VEN goes Low

Each of this steps is done in one CKIL period (usually 32 kHz). Power down can be started because of a SIM Card removal detection or launched by the processor. Figure 74 and Table 54 show the usual timing requirements for this sequence, with Fckil = CKIL frequency value.




Figure 74. SmartCard Interface Power Down AC Timing

**Table 54. Timing Requirements for Power Down Sequence** 

Num	Description	Symbol	Min	Max	Unit
1	SIM reset to SIM clock stop	S <sub>rst2clk</sub>	0.9*1/FCKIL	0.8	μs
2	SIM reset to SIM TX data low	S <sub>rst2dat</sub>	1.8*1/FCKIL	1.2	μs
3	SIM reset to SIM Voltage Enable Low	S <sub>rst2ven</sub>	2.7*1/FCKIL	1.8	μs
4	SIM Presence Detect to SIM reset Low	S <sub>pd2rst</sub>	0.9*1/FCKIL	25	ns

#### **SJC Electrical Specifications** 4.3.21

This section details the electrical characteristics for the SJC module. Figure 75 depicts the SJC test clock input timing. Figure 76 depicts the SJC boundary scan timing, Figure 77 depicts the SJC test access port, Figure 78 depicts the SJC TRST timing, and Table 55 lists the SJC timing parameters.




Figure 75. Test Clock Input Timing Diagram




Figure 76. Boundary Scan (JTAG) Timing Diagram

i.MX31/i.MX31L Advance Information, Rev. 2.3





Figure 77. Test Access Port Timing Diagram



**Table 55. SJC Timing Parameters** 

ID	Parameter	All Freq	Unit	
	ratametei	Min	Max	Oilit
SJ1	TCK cycle time	100 <sup>1</sup>	-	ns
SJ2	TCK clock pulse width measured at V <sub>M</sub> <sup>2</sup>	40	_	ns
SJ3	TCK rise and fall times	_	3	ns
SJ4	Boundary scan input data set-up time	10	_	ns
SJ5	Boundary scan input data hold time	50	_	ns
SJ6	TCK low to output data valid	-	50	ns
SJ7	TCK low to output high impedance	-	50	ns
SJ8	TMS, TDI data set-up time	10	_	ns
SJ9	TMS, TDI data hold time	50	_	ns
SJ10	TCK low to TDO data valid	_	44	ns

i.MX31/i.MX31L Advance Information, Rev. 2.3

89

**Table 55. SJC Timing Parameters (continued)** 

ID	Parameter	All Freq	Unit	
	raiametei	Min	Max	Oilit
SJ11	TCK low to TDO high impedance	-	44	ns
SJ12	TRST assert time	100	_	ns
SJ13	TRST set-up time to TCK low	40	_	ns

On cases where SDMA TAP is put in the chain, the max TCK frequency is limited by max ratio of 1:8 of SDMA core frequency to TCK limitation. This implies max frequency of 8.25 MHz (or 121.2 ns) for 66 MHz IPG clock.

## 4.3.22 SSI Electrical Specifications


This section describes the electrical information of SSI. Note the following pertaining to timing information:

- All the timings for the SSI are given for a non-inverted serial clock polarity (TSCKP/RSCKP = 0) and a non-inverted frame sync (TFSI/RFSI = 0). If the polarity of the clock and/or the frame sync have been inverted, all the timing remains valid by inverting the clock signal STCK/SRCK and/or the frame sync STFS/SRFS shown in the tables and in the figures.
- All timings are on AUDMUX signals when SSI is being used for data transfer.
- "Tx" and "Rx" refer to the Transmit and Receive sections of the SSI.
- For internal Frame Sync operation using external clock, the FS timing will be same as that of Tx Data (for example, during AC97 mode of operation).


## 4.3.22.1 SSI Transmitter Timing with Internal Clock

Figure 79 depicts the SSI transmitter timing with internal clock, and Table 56 lists the timing parameters.

<sup>&</sup>lt;sup>2</sup> V<sub>M</sub> mid point voltage



Note: SRXD Input in Synchronous mode only



Note: SRXD Input in Synchronous mode only

Figure 79. SSI Transmitter with Internal Clock Timing Diagram

**Table 56. SSI Transmitter with Internal Clock Timing Parameters** 

ID	Parameter	Min	Max	Unit
Internal Clo	ock Operation			•
SS1	(Tx/Rx) CK clock period	81.4	-	ns
SS2	(Tx/Rx) CK clock high period	36.0	-	ns
SS3	(Tx/Rx) CK clock rise time	-	6	ns
SS4	(Tx/Rx) CK clock low period	36.0	-	ns
SS5	(Tx/Rx) CK clock fall time	_	6	ns
SS6	(Tx) CK high to FS (bl) high	_	15.0	ns
SS8	(Tx) CK high to FS (bl) low	_	15.0	ns
SS10	(Tx) CK high to FS (wl) high	_	15.0	ns
SS12	(Tx) CK high to FS (wl) low	_	15.0	ns
SS14	(Tx/Rx) Internal FS rise time	_	6	ns
SS15	(Tx/Rx) Internal FS fall time	_	6	ns
SS16	(Tx) CK high to STXD valid from high impedance	-	15.0	ns
SS17	(Tx) CK high to STXD high/low	_	15.0	ns
SS18	(Tx) CK high to STXD high impedance	-	15.0	ns
SS19	STXD rise/fall time	_	6	ns
Synchrono	us Internal Clock Operation	·		
SS42	SRXD setup before (Tx) CK falling	10.0	_	ns
SS43	SRXD hold after (Tx) CK falling	0	-	ns
SS52	Loading	_	25	pF

## 4.3.22.2 SSI Receiver Timing with Internal Clock

Figure 80 depicts the SSI receiver timing with internal clock, and Table 57 lists the timing parameters.




Figure 80. SSI Receiver with Internal Clock Timing Diagram


i.MX31/i.MX31L Advance Information, Rev. 2.3

**Table 57. SSI Receiver with Internal Clock Timing Parameters** 

ID	Parameter	Min	Max	Unit		
Internal	Internal Clock Operation					
SS1	(Tx/Rx) CK clock period	81.4	-	ns		
SS2	(Tx/Rx) CK clock high period	36.0	_	ns		
SS3	(Tx/Rx) CK clock rise time	_	6	ns		
SS4	(Tx/Rx) CK clock low period	36.0	_	ns		
SS5	(Tx/Rx) CK clock fall time	_	6	ns		
SS7	(Rx) CK high to FS (bl) high	_	15.0	ns		
SS9	(Rx) CK high to FS (bl) low	_	15.0	ns		
SS11	(Rx) CK high to FS (wl) high	_	15.0	ns		
SS13	(Rx) CK high to FS (wl) low	_	15.0	ns		
SS20	SRXD setup time before (Rx) CK low	10.0	-	ns		
SS21	SRXD hold time after (Rx) CK low	0	_	ns		
Oversam	Oversampling Clock Operation					
SS47	Oversampling clock period	15.04	_	ns		
SS48	Oversampling clock high period	6	_	ns		
SS49	Oversampling clock rise time	_	3	ns		
SS50	Oversampling clock low period	6	_	ns		
SS51	Oversampling clock fall time	-	3	ns		

## 4.3.22.3 SSI Transmitter Timing with External Clock

Figure 81 depicts the SSI transmitter timing with external clock, and Table 58 lists the timing parameters.






Figure 81. SSI Transmitter with External Clock Timing Diagram

**Table 58. SSI Transmitter with External Clock Timing Parameters** 

ID	Parameter	Min	Max	Unit		
External	External Clock Operation					
SS22	(Tx/Rx) CK clock period	81.4	_	ns		
SS23	(Tx/Rx) CK clock high period	36.0	_	ns		
SS24	(Tx/Rx) CK clock rise time	_	6.0	ns		
SS25	(Tx/Rx) CK clock low period	36.0	_	ns		
SS26	(Tx/Rx) CK clock fall time	_	6.0	ns		
SS27	(Tx) CK high to FS (bl) high	-10.0	15.0	ns		
SS29	(Tx) CK high to FS (bl) low	10.0	_	ns		
SS31	(Tx) CK high to FS (wl) high	-10.0	15.0	ns		
SS33	(Tx) CK high to FS (wl) low	10.0	_	ns		
SS37	(Tx) CK high to STXD valid from high impedance	_	15.0	ns		
SS38	(Tx) CK high to STXD high/low	_	15.0	ns		
SS39	(Tx) CK high to STXD high impedance	_	15.0	ns		
Synchronous External Clock Operation						
SS44	SRXD setup before (Tx) CK falling	10.0	_	ns		
SS45	SRXD hold after (Tx) CK falling	2.0		ns		
SS46	SRXD rise/fall time	_	6.0	ns		

## 4.3.22.4 SSI Receiver Timing with External Clock

Figure 82 depicts the SSI receiver timing with external clock, and Table 59 lists the timing parameters.




Figure 82. SSI Receiver with External Clock Timing Diagram

Table 59. SSI Receiver with External Clock Timing Parameters

ID	Parameter	Min	Max	Unit	
External	External Clock Operation				
SS22	(Tx/Rx) CK clock period	81.4	_	ns	
SS23	(Tx/Rx) CK clock high period	36.0	_	ns	
SS24	(Tx/Rx) CK clock rise time	_	6.0	ns	
SS25	(Tx/Rx) CK clock low period	36.0	_	ns	
SS26	(Tx/Rx) CK clock fall time	-	6.0	ns	

i.MX31/i.MX31L Advance Information, Rev. 2.3

ID	Parameter	Min	Max	Unit
SS28	(Rx) CK high to FS (bl) high	-10.0	15.0	ns
SS30	(Rx) CK high to FS (bl) low	10.0	_	ns
SS32	(Rx) CK high to FS (wl) high	-10.0	15.0	ns
SS34	(Rx) CK high to FS (wl) low	10.0	_	ns
SS35	(Tx/Rx) External FS rise time	-	6.0	ns
SS36	(Tx/Rx) External FS fall time	-	6.0	ns
SS40	SRXD setup time before (Rx) CK low	10.0	_	ns
SS41	SRXD hold time after (Rx) CK low	2.0	_	ns

Table 59. SSI Receiver with External Clock Timing Parameters (continued)

## 4.3.23 USB Electrical Specifications

This section describes the electrical information of the USBOTG port. The OTG port supports both serial and parallel interfaces.

The high speed (HS) interface is supported via the ULPI (Ultra Low Pin Count Interface). Figure 83 depicts the USB ULPI timing diagram, and Table 60 lists the timing parameters.




Figure 83. USB ULPI Interface Timing Diagram

Table 60. USB ULPI Interface Timing Specification<sup>1</sup>

Parameter	Symbol	Min	Max	Units
Setup time (control in, 8-bit data in)	Tsc, Tsd	6	_	ns
Hold time (control in, 8-bit data in)	THC, THD	0	_	ns
Output delay (control out, 8-bit data out)	TDC, TDD	_	9	ns

<sup>&</sup>lt;sup>1</sup> Timing parameters are given as viewed by transceiver side.

i.MX31/i.MX31L Advance Information, Rev. 2.3

**Package Information and Pinout** 

## 5 Package Information and Pinout


This section includes the following:

- Pin/contact assignment information
- Mechanical package drawing

## 5.1 MAPBGA Production Package 457 14 x 14 mm, 0.5 mm Pitch

See Figure 84 for package drawings and dimensions of the production package.

## 5.1.1 Production Package Outline Drawing



NOTES:

1. ALL DIMENSIONS IN MILLIMETERS.

2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.

ackslash maximum solder ball diameter measured parallel to datum a.

DATUM A, THE SEATING PLANE, IS DETERMINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.

PARALLEUSM MEASUREMENT SHALL EXCLUDE ANY EFFECT OF MARK ON TOP SURFACE OF PACKAGE.

Figure 84. Production Package: Case 1581—0.5 mm Pitch

AE GND

AF GND

GND

GND

АЗ

Α5

SDBA1

SD30

A25

SD26

A24

SD24

A23

8

SD22

9

A22

SD20

10

**A21** 

SD19

A20

SDQS1

A19

SD14

A18

#### 5.1.2 **MAPBGA Signal Assignment** CSPI2 CSPI2 USBOT USBOT USBOT USB\_ MISO SS2 G\_DAT G\_DAT G\_NXT BYP A GND SFS5 RXD1 CAPTU GPIO1 WATCH GND GND SJC M SVEN0 GND DOG R STXD4 SRXD CSPI2 TRSTB SRX0 B GND CSPI2\_ USBOT USBOT USBOT USB\_P CTS1 DCD\_D DCD\_D RTS2 KEY\_R KEY\_R KEY\_C KEY\_C TCK SCLK0 GPIO1 GPIO1 GND GND В SPI\_R G\_DAT G\_DIR WR SS0 OW1 OW5 C GND SRXD4 SCK4 STXD5 CSPI2 CSPI2 USBOT USBOT USB\_O DTR\_D DTR\_D TXD2 G\_DAT G\_STP C CE1 TE1 KEY\_R KEY\_C KEY\_C RTCK DE SRST0 GPIO1 BOOT\_ CLKO GND GND BOOT\_ GND С SCLK OW2 OL0 MODE1 MODE3 D GND CSPI3 SCK5 BOOT GND BOOT MOSI MODE2 MODE4 E CSPI3 ATA DI CSPI2 NVCC5 GND GND DVFS0 POWER FAIL F ATA\_D ATA\_C SFS4 NVCC5 BATT USBOT USBOT TXD1 RI\_DC DTR\_D KEY\_R KEY\_R KEY\_C TDI STX0 GPIO1 GPIO1 BOOT GND CKIH GPIO1 VSTBY G DAT G DAT G PWMO PC\_R CSPI3 CSPI3 NVCC5 USBOT USBOT RTS1 RI DT CTS2 KEY\_R KEY\_C TMS SIMPD COMP NVCC1 NVCC1 DVFS1 VPG0 CLKSS G SPI R G\_DAT G\_CLK OL2 H PC RS PC BV ATA R ATA DI CKIL I2C DA GPIO3 ow\_ J PC VS PC RE IOIS16 ATA C PC PO QVCC1 QVCC1 NVCC8 NVCC8 QVCC NVCC6 NVCC6 NVCC9 VPG1 RESET CSI VS CSI PIX GPIO3 CSI\_D5 CSI\_D7 K PC\_CD SD1\_D PC\_P PC\_BV PC\_VS QVCC1 NVCC6 NVCC1 CSI\_H CSI\_MC ATA3 WRON SYNC L SD1 D SD1 C SD1 D PC WA PC CD NVCC3 QVCC1 GND QVCC qvcc qvcc qvcc NVCC4 NVCC4 CSI D8 CSI D4 CSI D6 CSI D9 CSI D1 SD1 D SD1 C M USBH2 USBH2 USBH2 NVCC3 GND GND GND GND GND GND QVCC CSI D1 CSI D1 CSI D1 CSI D1 М DATAC STP DATA1 ATAO LK N USBH2 CSPI1 CSPI1 USBH2 USBH2 QVCC4 NVCC3 GND GND GND GND GND NVCC7 SD D I FPSHIF VSYNC HSYNC DRDY0 Ν CLK SCLK SPI\_R NXT DIR P CSPI1 CSPI1 CSPI1 GND Р CSPI1\_ CSPI1 NVCC1 NVCC1 GND GND GND GND NVCC7 READ LCS1 SD\_D\_ SD\_D\_I LCS0 MOSI R STXD3 SCK3 SRXD3 SFS3 SRXD6 QVCC4 NVCC1 GND GND GND NVCC7 D3\_CL PAR RS CONTR WRITE VSYNC R GND GND NFCE NFWE T STXD6 SCK6 QVCC4 NVCC1 GND GND SGND MGND UGND NVCC7 LD4 LD2 LD0 SER\_R D3\_REV U NFRB NFWP NFCLE D15 QVCC4 TTM P LD8 D3 SPL LD1 U V NFALE NFRE D13 D5 QVCC QVCC QVCC SVCC MVCC UVCC GND LD17 LD13 LD3 LD5 ٧ W D14 D12 NVCC2 EB0 LD15 LD7 LD9 W IOQVD NVCC2 M GRA Υ Y D10 D8 EB1 LD11 LD12 AA D6 SDCLK **FVCC** LD16 AA A6 A2 AB D2 RW FGND BCLK AB AC MA10 GND FUSE VIM REQ GND AC UEST AD GND A12 A13 A8 SDBA0 SDQS3 SD29 SD25 SDQS2 SD17 SD15 SD12 SD8 SDQS0 SD4 SD0 DQM1 CAS SDCKE CS3 ECB GND A0 GND GND GND ΑD

Figure 85. Ball Map-0.5 mm Pitch

SD11

A17

SD10

A16

SD6

A15

SD1

A14

DQM3

A10

DQM0

RAS

19

SDCLK

SDWE

20

CS2

SDCKE CS5

21

GND

CS4

24

CS1

23

GND

GND

25

GND

GND

26

ΑE

ΑF

Table 61 shows the device connection list for power and ground, alpha-sorted.

Table 61. 14 x 14 BGA Ground/Power ID by Ball Grid Location

GND/PWR ID	Ball Location
FGND	AB24
FUSE_VDD	AC24
FVCC	AA24
GND	A1, A2, A25, A26, B1, B2, B25, B26, C1, C2, C24, C25, C26, D1, D25, E22, E24, F21, L12, M11, M12, M13, M14, M15, M16, N12, N13, N14, N15, N16, P12, P13, P14, P15, P16, R12, R13, R14, R15, R16, T12, T13, V17, AC2, AC26, AD1, AD2, AD24, AD25, AD26, AE1, AE2, AE24, AE25, AE26, AF1, AF2, AF25, AF26
IOQVDD	Y6
MGND	T15
MVCC	V15
NVCC1	G19, G21, K18
NVCC2	Y17, Y18, Y19, Y20
NVCC3	L9, M9, N11
NVCC4	L18, L19
NVCC5	E5, F6, G7
NVCC6	J15, J16, K15
NVCC7	N18, P18, R18, T18
NVCC8	J12, J13
NVCC9	J17
NVCC10	P9, P11, R11, T11
NVCC21	Y14, Y15, Y16
NVCC22	W7, Y7, Y8, Y9, Y10, Y11, Y12, Y13, AA6
QVCC	J14, L13, L14, L15, L16, M18, U18, V10, V11, V12, V13
QVCC1	J10, J11, K9, L11
QVCC4	N9, R9, T9, U9
SGND	T14
SVCC	V14
UVCC	V16
UGND	T16

### **Package Information and Pinout**

Table 62 shows the device connection list for signals only, alpha-sorted by signal identification.

Table 62. 14 x 14 BGA Signal ID by Ball Grid Location

A0 AD6 A1 AF5 A10 AF18 A11 AC3 A12 AD3 A12 AD3 A13 AD4 A14 AF17 A15 AF16 A16 AF15 A17 AF14 A18 AF13 A19 AF12 A2 AB5 A20 AF11 A21 AF10 A22 AF9 A23 AF8 A24 AF7 A25 AF6 A3 AE4 A4 AA3 A5 AF4 A6 AB3 A7 AE3 A8 AD5 A9 AF3 ATA_CS0 J6 ATA_CS1 F2 ATA_DION H6 ATA_DMACK E1	Signal ID	Ball Location
A10       AF18         A11       AC3         A12       AD3         A13       AD4         A14       AF17         A15       AF16         A16       AF15         A17       AF14         A18       AF13         A19       AF12         A2       AB5         A20       AF11         A21       AF10         A22       AF9         A23       AF8         A24       AF7         A25       AF6         A3       AE4         A4       AA3         A5       AF4         A6       AB3         A7       AE3         A8       AD5         A9       AF3         ATA_CS1       F2         ATA_DIOR       E2         ATA_DIOW       H6	A0	AD6
A11       AC3         A12       AD3         A13       AD4         A14       AF17         A15       AF16         A16       AF15         A17       AF14         A18       AF13         A19       AF12         A2       AB5         A20       AF11         A21       AF10         A22       AF9         A23       AF8         A24       AF7         A25       AF6         A3       AE4         A4       AA3         A5       AF4         A6       AB3         A7       AE3         A8       AD5         A9       AF3         ATA_CS1       F2         ATA_DIOR       E2         ATA_DIOW       H6	A1	AF5
A12 AD3 A13 AD4 A14 AF17 A15 AF16 A16 AF15 A17 AF14 A18 AF13 A19 AF12 A2 AB5 A20 AF11 A21 AF10 A22 AF9 A23 AF8 A24 AF7 A25 AF6 A3 AE4 A4 AA3 A5 AF4 A6 AB3 A7 AE3 A8 AD5 A9 AF3 ATA_CS0 J6 ATA_CS1 F2 ATA_DIOW H6	A10	AF18
A13 AD4 A14 AF17 A15 AF16 A16 AF15 A17 AF14 A18 AF13 A19 AF12 A2 AB5 A20 AF11 A21 AF10 A22 AF9 A23 AF8 A24 AF7 A25 AF6 A3 AE4 A4 AA3 A5 AF4 A6 AB3 A7 AE3 A8 AD5 A9 AF3 ATA_CS0 J6 ATA_CS1 F2 ATA_DIOW H6	A11	AC3
A14 AF17 A15 AF16 A16 AF15 A17 AF14 A18 AF13 A19 AF12 A2 AB5 A20 AF11 A21 AF10 A22 AF9 A23 AF8 A24 AF7 A25 AF6 A3 AE4 A4 AA3 A5 AF4 A6 AB3 A7 AE3 A8 AD5 A9 AF3 ATA_CS0 J6 ATA_CS1 F2 ATA_DIOW H6	A12	AD3
A15 AF16 A16 AF15 A17 AF14 A18 AF13 A19 AF12 A2 AB5 A20 AF11 A21 AF10 A22 AF9 A23 AF8 A24 AF7 A25 AF6 A3 AE4 A4 AA3 A5 AF4 A6 AB3 A7 AE3 A8 AD5 A9 AF3 ATA_CS0 J6 ATA_DIOR E2 ATA_DIOW H6	A13	AD4
A16 AF15 A17 AF14 A18 AF13 A19 AF12 A2 AB5 A20 AF11 A21 AF10 A22 AF9 A23 AF8 A24 AF7 A25 AF6 A3 AE4 A4 AA3 A5 AF4 A6 AB3 A7 AE3 A8 AD5 A9 AF3 ATA_CS1 F2 ATA_DIOR E2 ATA_DIOW H6	A14	AF17
A17 AF14 A18 AF13 A19 AF12 A2 AB5 A20 AF11 A21 AF10 A22 AF9 A23 AF8 A24 AF7 A25 AF6 A3 AE4 A4 AA3 A5 AF4 A6 AB3 A7 AE3 A8 AD5 A9 AF3 ATA_CS0 J6 ATA_DIOR E2 ATA_DIOW H6	A15	AF16
A18	A16	AF15
A19 A2 A2 AB5 A20 AF11 A21 AF10 A22 AF9 A23 AF8 A24 AF7 A25 A3 AE4 A4 A4 A4 A4 A5 A5 A6 A6 A83 A7 AE3 A8 AD5 A9 ATA_CS1 AF2 AB5 AB5 AF2 AB5 AF2 AF3 AF3 ATA_DIOR AB5 AF4 AF7 AF7 AF8 AF8 AF8 AF9 AF8	A17	AF14
A2       AB5         A20       AF11         A21       AF10         A22       AF9         A23       AF8         A24       AF7         A25       AF6         A3       AE4         A4       AA3         A5       AF4         A6       AB3         A7       AE3         A8       AD5         A9       AF3         ATA_CS0       J6         ATA_DIOR       E2         ATA_DIOW       H6	A18	AF13
A20       AF11         A21       AF10         A22       AF9         A23       AF8         A24       AF7         A25       AF6         A3       AE4         A4       AA3         A5       AF4         A6       AB3         A7       AE3         A8       AD5         A9       AF3         ATA_CS0       J6         ATA_DIOR       E2         ATA_DIOW       H6	A19	AF12
A21       AF10         A22       AF9         A23       AF8         A24       AF7         A25       AF6         A3       AE4         A4       AA3         A5       AF4         A6       AB3         A7       AE3         A8       AD5         A9       AF3         ATA_CS0       J6         ATA_CS1       F2         ATA_DIOR       E2         ATA_DIOW       H6	A2	AB5
A22 AF9 A23 AF8 A24 AF7 A25 AF6 A3 AE4 A4 AA3 A5 AF4 A6 AB3 A7 AE3 A8 AD5 A9 AF3 ATA_CS0 J6 ATA_CS1 F2 ATA_DIOR E2 ATA_DIOW H6	A20	AF11
A23 AF8 A24 AF7 A25 AF6 A3 AE4 A4 AA3 A5 AF4 A6 AB3 A7 AE3 A8 AD5 A9 AF3 ATA_CS0 J6 ATA_CS1 F2 ATA_DIOR E2 ATA_DIOW H6	A21	AF10
A24       AF7         A25       AF6         A3       AE4         A4       AA3         A5       AF4         A6       AB3         A7       AE3         A8       AD5         A9       AF3         ATA_CS0       J6         ATA_CS1       F2         ATA_DIOR       E2         ATA_DIOW       H6	A22	AF9
A25 AF6 A3 AE4 A4 AA3 A5 AF4 A6 AB3 A7 AE3 A8 AD5 A9 AF3 ATA_CS0 J6 ATA_CS1 F2 ATA_DIOR E2 ATA_DIOW H6	A23	AF8
A3 AE4 A4 AA3 A5 AF4 A6 AB3 A7 AE3 A8 AD5 A9 AF3 ATA_CS0 J6 ATA_CS1 F2 ATA_DIOR E2 ATA_DIOW H6	A24	AF7
A4       AA3         A5       AF4         A6       AB3         A7       AE3         A8       AD5         A9       AF3         ATA_CS0       J6         ATA_CS1       F2         ATA_DIOR       E2         ATA_DIOW       H6	A25	AF6
A5 AF4 A6 AB3 A7 AE3 A8 AD5 A9 AF3 ATA_CS0 J6 ATA_CS1 F2 ATA_DIOR E2 ATA_DIOW H6	A3	AE4
A6 AB3 A7 AE3 A8 AD5 A9 AF3 ATA_CS0 J6 ATA_CS1 F2 ATA_DIOR E2 ATA_DIOW H6	A4	AA3
A7 AE3 A8 AD5 A9 AF3 ATA_CS0 J6 ATA_CS1 F2 ATA_DIOR E2 ATA_DIOW H6	A5	AF4
A8 AD5 A9 AF3 ATA_CS0 J6 ATA_CS1 F2 ATA_DIOR E2 ATA_DIOW H6	A6	AB3
A9 AF3  ATA_CS0 J6  ATA_CS1 F2  ATA_DIOR E2  ATA_DIOW H6	A7	AE3
ATA_CS0 J6 ATA_CS1 F2 ATA_DIOR E2 ATA_DIOW H6	A8	AD5
ATA_CS1 F2 ATA_DIOR E2 ATA_DIOW H6	A9	AF3
ATA_DIOR E2 ATA_DIOW H6	ATA_CS0	J6
ATA_DIOW H6	ATA_CS1	F2
_	ATA_DIOR	E2
ATA DMACK F4	ATA_DIOW	H6
AIA_DIVIAUN   FI	ATA_DMACK	F1
ATA_RESET H3	ATA_RESET	НЗ
BATT_LINE F7	BATT_LINE	F7
BCLK AB26	BCLK	AB26
BOOT_MODE0 F20	BOOT_MODE0	F20
BOOT_MODE1 C21	BOOT_MODE1	C21
BOOT_MODE2 D24	BOOT_MODE2	D24
BOOT_MODE3 C22	BOOT_MODE3	C22
BOOT_MODE4 D26	BOOT_MODE4	D26
CAPTURE A22		A22
CAS AD20	CAS	
CE_CONTROL A14	CE_CONTROL	A14
CKIH F24		

Signal ID	Ball Location
CKIL	H21
CLKO	C23
CLKSS	G26
COMPARE	G18
CONTRAST	R24
CS0	AE23
CS1	AF23
CS2	AE21
CS3	AD22
CS4	AF24
CS5	AF22
CSI_D10	M24
CSI_D11	L26
CSI_D12	M21
 CSI_D13	M25
CSI_D14	M20
CSI_D15	M26
CSI_D4	L21
CSI_D5	K25
CSI_D6	L24
CSI_D7	K26
CSI_D8	L20
CSI_D9	L25
CSI_HSYNC	K20
CSI_MCLK	K24
CSI_PIXCLK	J26
CSI_VSYNC	J25
CSPI1_MISO	P7
CSPI1_MOSI	P2
CSPI1 SCLK	N2
CSPI1_SPI_RDY	N3
CSPI1_SS0	P3
CSPI1_SS0	P1
CSPI1_SS2	P6
CSPI2_MISO	A4
	E3
CSPI2_MOSI	
CSPI2_SCLK	C7
CSPI2_SPI_RDY	B6
CSPI2_SS0	B5
CSPI2_SS1	C6
CSPI2_SS2	A5
CSPI3_MISO	G3
CSPI3_MOSI	D2

i.MX31/i.MX31L Advance Information, Rev. 2.3

Table 62. 14 x 14 BGA Signal ID by Ball Grid Location (continued)

Signal ID	Ball Location
CSPI3_SCLK	E1
CSPI3_SPI_RDY	G6
CTS1	B11
CTS2	G13
D0	AB2
D1	Y3
D10	Y1
D11	U7
D12	W2
D13	V3
D14	W1
D15	U6
D2	AB1
D3	W6
D3_CLS	R20
D3_REV	T26
D3_SPL	U25
D4	AA2
D5	V7
D6	AA1
D7	W3
D8	Y2
D9	V6
DCD_DCE1	B12
DCD_DTE1	B13
DE	C18
DQM0	AE19
DQM1	AD19
DQM2	AA20
DQM3	AE18
DRDY0	N26
DSR_DCE1	A11
DSR_DTE1	A12
DTR_DCE1	C11
DTR_DCE2	F12
DTR_DTE1	C12
DVFS0	E25
DVFS1	G24
EB0	W21
EB1	Y24
ECB	AD23
FPSHIFT	N21
GPIO1_0	F18
GPIO1_1	B23
GPIO1_2	C20

Signal ID	Ball Location
GPIO1_3	F25
GPIO1_4	F19
GPIO1_5 (PWR RDY)	B24
GPIO1_6	A23
GPIO3_0	K21
GPIO3_1	H26
HSYNC	N25
I2C_CLK	J24
I2C_DAT	H25
IOIS16	J3
KEY_COL0	C15
KEY_COL1	B17
KEY_COL2	G15
KEY_COL3	A17
KEY_COL4	C16
KEY_COL5	B18
KEY_COL6	F15
KEY_COL7	A18
KEY_ROW0	F13
KEY_ROW1	B15
KEY_ROW2	C14
KEY_ROW3	A15
KEY_ROW4	G14
KEY_ROW5	B16
KEY_ROW6	F14
KEY_ROW7	A16
L2PG	See VPG1
LBA	AE22
LCS0	P26
LCS1	P21
LD0	T24
LD1	U26
LD10	V24
LD11	Y25
LD12	Y26
LD13	V21
LD14	AA25
LD15	W24
LD16	AA26
LD17	V20
LD2	T21
LD3	V25
LD4	T20
LD5	V26
LD6	U24

### **Package Information and Pinout**

Table 62. 14 x 14 BGA Signal ID by Ball Grid Location (continued)

Signal ID	Ball Location
LD7	W25
LD8	U21
LD9	W26
M_GRANT	Y21
M_REQUEST	AC25
MA10	AC1
MCUPG	See VPG0
NFALE	V1
NFCE	T6
NFCLE	U3
NFRB	U1
NFRE	V2
NFWE	
	T7
NFWP	U2
OE	AB25
PAR_RS	R21
PC_BVD1	H2
PC_BVD2	K6
PC_CD1	L7
PC_CD2	K1
PC_POE	J7
PC_PWRON	K3
PC_READY	J2
PC_RST	H1
PC_RW	G2
PC_VS1	J1
PC_VS2	K7
PC_WAIT	L6
POR	H24
POWER_FAIL	E26
PWMO	G1
RAS	AF19
READ	P20
RESET_IN	J21
RI DCE1	F11
RI_DTE1	G12
RTCK	C17
RTS1	G11
RTS2	B14
RW	AB22
RXD1	A10
RXD2	A13
SCK3	R2
SCK4	C4
SCK5	D3

Signal ID	Ball Location
SCK6	T2
SCLK0	B22
SD_D_CLK	P24
SD_D_I	N20
SD_D_IO	P25
SD0	AD18
SD1	AE17
SD1_CLK	M7
SD1_CMD	L2
SD1_DATA0	M6
SD1_DATA1	L1
SD1_DATA2	L3
SD1_DATA3	K2
SD10	AE15
SD11	AE14
SD12	AD14
SD13	AA14
SD14	AE13
SD15	AD13
SD16	AA13
SD17	AD12
SD18	AA12
SD19	AE11
SD2	AA19
SD20	AE10
SD21	AA11
SD22	AE9
SD23	AA10
SD24	AE8
SD25	AD10
SD26	AE7
SD27	AA9
SD28	AA8
SD29	AD9
SD3	AA18
SD30	AE6
SD31	AA7
SD4	AD17
SD5	AA17
SD6	AE16
SD7	AA16
SD8	AD15
SD9	AA15
SDBA0	AD7
SDBA1	AE5

i.MX31/i.MX31L Advance Information, Rev. 2.3

Table 62. 14 x 14 BGA Signal ID by Ball Grid Location (continued)

Signal ID	Ball Location
SDCKE0	AD21
SDCKE1	AF21
SDCLK	AA21
SDCLK	AE20
SDQS0	AD16
SDQS1	AE12
SDQS2	AD11
SDQS3	AD8
SDWE	AF20
SER_RS	T25
SFS3	R6
SFS4	F3
SFS5	A3
SFS6	Т3
SIMPD0	G17
SJC_MOD	A20
SRST0	C19
SRX0	B21
SRXD3	R3
SRXD4	C3
SRXD5	B4
SRXD6	R7
STX0	F17
STXD3	R1
STXD4	B3
STXD5	C5
STXD6	T1
SVEN0	A21
TCK	B19
TDI	F16
TDO	A19
TMS	G16

Signal ID	Ball Location
TRSTB	B20
TTM_PAD	U20
TXD1	F10
TXD2	C13
USB_BYP	A9
USB_OC	C10
USB_PWR	B10
USBH2_CLK	N1
USBH2_DATA0	M1
USBH2_DATA1	M3
USBH2_DIR	N7
USBH2_NXT	N6
USBH2_STP	M2
USBOTG_CLK	G10
USBOTG_DATA0	F9
USBOTG_DATA1	B8
USBOTG_DATA2	G9
USBOTG_DATA3	A7
USBOTG_DATA4	C8
USBOTG_DATA5	B7
USBOTG_DATA6	F8
USBOTG_DATA7	A6
USBOTG_DIR	B9
USBOTG_NXT	A8
USBOTG_STP	C9
VPG0	G25
VPG1	J20
VSTBY	F26
VSYNC0	N24
VSYNC3	R26
WATCHDOG_RST	A24
WRITE	R25

## **6** Product Documentation

This Data Sheet is labeled as a particular type: Product Preview, Advance Information, or Technical Data. Definitions of these types are available at: http://www.freescale.com.

All related product documentation for the i.MX31 and i.MX31L is located at http://www.freescale.com\imx.

### **Product Documentation**

## 6.1 Revision History

Table 63 summarizes revisions to this document since the release of Rev. 2.1.

**Table 63. Revision History** 

Rev	Location	Revision
2.2	Was Figure 3, "Power-Up Sequence Option 2," on page 16	Deleted Figure 3, Power-Up Sequence, Option 2 Removed "Option 1" from Figure 2.
2.2	Table 29, "WEIM Bus Timing Parameters," on page 35	Changed WEIM13/14 min/max parameter values.
2.2	Table 27, "DPLL Specifications," on page 31	Added PLL output frequency range parameters.
2.2	Table 52, "SDHC Interface Timing Parameters," on page 83	Revised maximum parameter values for SD7/8.
2.2	Table 7, "Operating Ranges," on page 12	Changed the following parameter values:
2.3	Fig 67 Write Access Timing and Figure 68 Read Access Timing Diagrams	Changed RD/WR signal name to RW and inverted the RW waveforms.
2.3	<ul> <li>Figure 19, "CSPI Master Mode Timing Diagram," on page 30 and Figure 20, "CSPI Slave Mode Timing Diagram," on page 30</li> <li>Table 26, "CSPI Interface Timing Parameters," on page 30</li> </ul>	<ul> <li>CSPI Timing Diagrams redrawn to reference the proper clock edge for data.</li> <li>CSPI Interface Timing Parameters table's signal name descriptions changed to match timing diagrams.</li> <li>CSPI parameter CS9 changed from 5 to 6 ns.</li> <li>CS11 minimum value removed and footnote added.</li> </ul>
2.3	Table 7, "Operating Ranges," on page 12	Added statement to Table 7 Operation Conditions footnote 3 concerning Real-Time Clock functionality in State-Retention Mode.
2.3	Table 30, "DDR/SDR SDRAM Read Cycle Timing Parameters," on page 40	DDR/SDR Read cycle Timing: SD9 changed from 1.2 to 1.8 ns.
2.3	Table 6, "Thermal Resistance Data—14 × 14 mm Package," on page 11	Added table to data sheet.
2.3	Throughout Document	Minor changes throughout document, including:  Change heading name from Power Specifications to Supply Current Specifications.  Changed reference to Chapter 4 of the reference manual from Signal Description Pin Assignment table, to Multiplexing table.  Relocated Fusebox Supply Current Parameters table.

**Product Documentation** 

i.MX31/i.MX31L Advance Information, Rev. 2.3

#### How to Reach Us:

### Home Page:

www.freescale.com

#### E-mail:

support@freescale.com

#### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 +1-800-521-6274 or +1-480-768-2130 support@freescale.com

#### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com

#### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064, Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd.
Technical Information Center
2 Dai King Street
Tai Po Industrial Estate
Tai Po, N.T., Hong Kong
+800 2666 8080
support.asia@freescale.com

### For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405
Denver, Colorado 80217
1-800-521-6274 or 303-675-2140
Fax: 303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. ARM, ARM Thumb, Jazelle, and the ARM Powered logo are registered trademarks of ARM Limited. ARM1136JF-S, ARM11, Embedded Trace Kit, Embedded Trace Macrocell, ETM, Embedded Trace Buffer, and ETB are trademarks of ARM Limited. All other product or service names are the property of their respective owners. Java and all other Java-based marks are trademarks or registered trademarks of Sun Microsystems, Inc. in the U.S. and other countries. France Telecom – TDF – Groupe des ecoles des telecommunications Turbo codes patents license.

© Freescale Semiconductor, Inc. 2005, 2006, 2007. All rights reserved.

Document Number: MCIMX31

Rev. 2.3 03/2007

